FPGA implementation of a cellular univariate estimation of distribution algorithm and block-based neural network as an evolvable hardware

2008 IEEE Congress on Evolutionary Computation, CEC 2008

Volumn , Issue , 2008, Pages 3366-3373

  Jewajinda, Yutana ^a   Chongstitvatana, Prabhas ^b  

^a NATIONAL ELECTRONICS AND COMPUTER TECHNOLOGY CENTER   (Thailand)

^b CHULALONGKORN UNIVERSITY   (Thailand)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; EVOLUTIONARY ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; IMAGE CLASSIFICATION; NEURAL NETWORKS;

COMPACT GENETIC ALGORITHMS; ESTIMATION OF DISTRIBUTION ALGORITHMS; EVOLVABLE HARDWARES; FPGA IMPLEMENTATIONS; HARDWARE IMPLEMENTATIONS; MICRO-PROCESSORS; ONLINE EVOLUTIONS; SCALING UP; UNIVARIATE;

HARDWARE;

EID: 55749087630     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CEC.2008.4631253     Document Type: Conference Paper

References (27)

1. T. Higuchi, Y. Liu and X. Yao, "Introduction to evolvable hardware", Evolvable Hardware, pp. 1-17, Springer 2006.
2. J. F. Miller and P. Thomson, "Aspects of digital evolution: evolvability and architecture," Proc. Parallel Problem Solving From Nature, Amsterdam Netherland, 1998, pp. 927-936
3. P. Haddow and G. Tufte, "An evolvable hardware FPGA for adaptive hardware." Proc. IEEE Congress on Evolutionary Compution, San Diego, CA, 2000, pp. 533-560.
4. S. L. Smith, D.P. Crouch and A. M. Tyrrel, "Evolving image processing operations for an evolvable hardware environment," Proc. Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343.
5. L. Sekanina, "Virtual reconfigurable circuits for real-world applications of evolvable hardware," Proc, Evolvable systems: from biology to Hardware ICES2003, 2003, pp. 332-343.
6. T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. lajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Oesu, "Real-world applications of analog and digital evolvable hardware," IEEE Transactions on Evolutionary Computation, vol. 3, pp. 220-335, Sept. 1999.
7. G. Hollingworth, S. Smith, and A.M. Tyrrell, "Safe intrinsic evolution of virtex devices," Proc. NASA/DoD Conference on Evolvable Hardware, July 2000, pp. 195-202.
8. H. Liu, J.F. Miller, and A.M. Tyrrell, "Intrinsic Evolvable Hardware lmplemenatation of a robust biological development model for digital systems, Proc. NASA/DoD Conference on Evolvable Hardware, July 2005, pp. 87-92.
9. Y. Zhang, S. L. Smith, and A. M. Tyrrell, "Digital circuit design using intrinsic evolvable hardware," Proc. NASA/DoD Conference on Evolvable Hardware, July 2004, pp. 55-62.
10. rd Int. Symp. Field-Programmable Gate Array, 1995, pp. 1-12.
11. T. Kajitai et al, "A gate level EHW chip: implementating ga operations and reconfigurable hardware on a single LSI," Proc. Int. Conf. Evolvable System, 1998, pp. 1-12.
12. C. Aporntewan and P. Chongstitvatana, "A hardware implementation of the compact genetic algorithm," Proc. IEEE Congress on Evolutionary Computation, Seoul, Korea, 2001, pp. 624-629.
13. J. C. Gallagher, S. Vigraham, and G. Kramer "A family of compact genetic algorithms for intrinsic Evolvable Hardware," IEEE Transactions on Evolutionary Computation, vol. 8, pp. 111-126, April 2004.
14. Y. Jewajinda and P. Chongstitvatana, "A cooperative approach to compact genetic algorithm for evolvable hardware," Proc. IEEE Congress on Evolutionary Computation, 2006, pp. 624-629.
15. P. Larranaga and J. A. Lozano, Estimation of Distribution Algorithms: A New Tool for Evolutionary Computation, Kluwer Academic Publishers, 2001.
16. M. Pelikan, K. Sastry, and E. Cantu-Paz, Scalable Optimization via Probabilistic Modeling, Springer, 2006
17. C.W. Ahn, D.E. Goldberg, and R. Ramakhrishna, "Multiple-deme parallel estimation of distribution algorithms: basic framework and application. In Proceedings of Parallel Processing and Applied Mathematics, PPAM 2003, LNCS 2774, pp. 544-551, Springer, 2004
18. L. DelaOssa et al., "Improving model combination through local search in parallel univariate EDAs," Proc. IEEE Congress on Evolutional Computation, 2006, vol 2, pp. 624-629.
19. K. Sastry, D.E. Goldberg, and X. Liora "Towards billion-bit optimization via a parallel estimation of distribution algorithm," Proc. GECCO 2004, 2004, pp. 412-413.
20. S. W Moon and S. G. Kong, "Block-based neural networks," IEEE Transaction on Neural Networks, vol 12, pp. 307-3 17, 2001
21. S. Merchant et al., "FPGA implementation of evolvable block-based neural network," Proc. IEEE Congress on Evolutionary Computation, 2006, vol 2, pp. 3129-3136.
22. M. Sipper, Evolution of parallel cellular machines: the cellular programming approach, Berlin: Springer-Verlag, 1997.
23. G. Harik, F. Lobo, and D. Goldberg "The compact genetic algorithm," IEEE Transactions on Evolutionary Computation, vol. 3, pp. 287-309, Nov. 1999.
24. S. Himavathi et. al, "Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization," IEEE Transaction on Neural Networks, vol 18, no. 3, pp. 880-888, 2007
25. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Boston, Springer, 1999.
26. A. W, Savich et. al, "The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study," IEEE Transaction on Neural Networks, vol 18, no. 1, pp. 240-252, 2007
27. E. Cantu-Paz, Efficient and accurate parallel genetic algorithms, Boston, MA: Kluwer Academic Publisher, 2000.