A family of compact genetic algorithms for intrinsic evolvable hardware

IEEE Transactions on Evolutionary Computation

Volumn 8, Issue 2, 2004, Pages 111-126

  Gallagher, John C ^a   Vigraham, Saranyan ^a   Kramer, Gregory ^a  

^a Wright State University   (United States)

Author keywords

Compact genetic algorithm (CGA); Evolutionary algorithms (EAs); Evolvable hardware; Field programmable gate array (FPGA)

Indexed keywords

COMPUTER HARDWARE; DIGITAL COMPUTERS; EVOLUTIONARY ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS; GENERAL PURPOSE COMPUTERS; MICROCONTROLLERS; NEURAL NETWORKS; RANDOM ACCESS STORAGE; VLSI CIRCUITS;

COMPACT GENETIC ALGORITHM; DIGITAL HARDWARE; EVOLVABLE HARDWARE; MICROCONTROLLER DESIGN;

GENETIC ALGORITHMS;

EID: 2442457826     PISSN: 1089778X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TEVC.2003.820662     Document Type: Article

References (42)

1. H. P. Schwefel, Numerical Optimization of Computer Models. New York: Wiley, 1981.
2. ____, Evolution and Optimum Seeking. New York: Wiley, 1995.
3. L. J. Fogel, A. J. Owens, and M. J. Walsh, Artificial Intelligence Through Simulated Evolution. New York: Wiley, 1996.
4. D. B. Fogel, System Identification Through Simulated Evolution: A Machine Learning Approach to Modeling. Needham Heights, MA: Ginn Press, 1991.
5. ____, Evolutionary Computation: Toward a New Philosophy of Machine Intelligence. Piscataway, NJ: IEEE Press, 1995.
6. J. M. Holland, Adaptation in Natural and Artificial Systems. Ann Arbor, MI: Univ. of Michigan Press, 1975.
7. D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, MA: Addison-Wesley, 1981.
8. D. B. Fogel, "An introduction to simulated evolutionary optimization," IEEE Trans. Neural Networks, vol. 5, pp. 3-14, Jan. 1994.
9. T. Back, U. Harnmel, and H. P. Schwefel, "Evolutionary computation: Comments on the history and current state," IEEE Trans. Evol. Comput., vol. 1, pp. 3-17, Apr. 1997.
10. T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, H. Murakawa, I. Iajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Oesu, "Real-world applications of analog and digital evolvable hardware," IEEE Trans. Evol. Comput., vol. 3, pp. 220-235, Sept. 1999.
11. J. F. Miller, D. Job, and K. Vassilev, "Principles in the evolutionary design of digital circits," J. Genetic Program. Evolvable Mach., vol. 1, no. 1/2, 3, pp. 8-35, 2000.
12. A. Thompson, "On the automatic design of robust electronics through artificial evolution," in Proc. 2nd Int. Conf., ICES 98, 1998, pp. 13-24.
13. P. Haddow and G. Tufte, "Bridging the genotype-phenotype mapping for digital FPGAs," in Proc. 3rd NASA/DoD Workshop Evolvable Hardware, Long Beach, CA, 2001, pp. 109-115.
14. J. D. Lohn and S. P. Colombano, "Automated analog circuit synthesis using a linear representation," in Proc. 2nd Int. Conf., Evolvable Systems: From Biology to Hardware, 1998, pp. 125-133.
15. R. S. Zebulum, et al., "A reconfigurable platform for the automatic synthesis of analog circuits," in Proc. 2nd NASA/DoD Workshop Evolvable Hardware, Palo Alto, CA, 2000, pp. 91-98.
16. A. Stoica et al., "Evolution of analog circuits on field programmable transistor arrays," in Proc. 2nd NASA/DoD Workshop Evolvable Hardware, Palo Alto, CA, 2000, pp. 99-108.
17. S. Ando and H. Iba, "Analog circuit design with a variable length chromosome," in Proc. Congress Evolutionary Computation, La Jolla, CA, 2000, pp. 994-1001.
18. J. R. Koza, F. H. Bennett III, D. Andre, M. A. Keane, and F. Dunlap, "Automated synthesis of analog electrical circuits by means of genetic programming," IEEE Trans. Evol. Comput., vol. 1, pp. 109-128, July 1997.
19. A. Stocia, R. Zebulum, and D. Keymeulen, "Progress and challenges in building evolvable hardware devices," in Proc. 3rd NASA/DoD Workshop Evolvable Hardware, 2001, pp. 33-35.
20. C. Santini, R. Zebulum, M. Pacheco, M. Vellasco, and M. Szwarcman, "PAMA-Programmable analog multiplexer array," in Proc. 3rd NASA/DoD Workshop Evolvable Hardware, 2001, pp. 36-43.
21. J. Langeheine, J. Becker, S. Foiling, K. Meier, and J. Schemmel, "A CMOS FPTA chip for intrinsic hardware evolution of analog electrical circuits," in Proc. 3rd NASA/DoD Workshop Evolvable Hardware, 2001, pp. 172-175.
22. J. B. Pollack and H. Lipson, "The GOLEM project: Evolving hardware bodies and brains," in Proc. 2nd NASA/DoD Workshop Evolvable Hardware, Palo Alto, CA, July 2000, pp. 37-42.
23. F. H. Bennett, III and E. G. Rieffel, "Design of decentralized controllers for self-reconfigurable modular robots using genetic programming," in Proc. 2nd NASA/DoD Workshop Evolvable Hardware, Palo Alto, CA, July 2000, pp. 43-54.
24. T. Kajitai, et al., "A gate level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI," in Proc. Int. Conf. Evolvable Hardware (ICES 1998), pp. 1-12.
25. S. Scott and A. Seth, "HGA: A hardware-based genetic algorithm," in Proc. ACM/SIGDA 3rd Int. Symp. Field-Programmable Gate Arrays, 1995, pp. 53-59.
26. N. Yoshida and T. Yasuoka, "Multi-gap: Parallel and distributed genetic algorithms in VLSI," in Proc. Int. Conf. Systems, Man, Cybernetics, vol. 5, Tokyo, Japan, Oct. 1999, pp. 571-576.
27. S. Baluja, "Population-based incremental learning: A method for integrating genetic search based function optimization and competive learning," Carnegie-Mellon Univ., Pittsburgh, PA, Tech. Rep. CMU-CS-94-163, 1994.
28. S. Baluja and R. Caruana, "Removing the genetics from the standard genetic algorithm," Carnegie-Mellon Univ., Pittsburgh, PA, Tech. Rep. CMU-CS-95-141, 1995.
29. G. Harik, F. Lobo, and D. Goldberg, "The compact genetic algorithm," in IEEE Trans. Evol. Comput., Nov. 1999, vol. 3, pp. 287-309.
30. C. Aporntewan and P. Chongstitvatana, "A hardware implementation of the compact genetic algorithm," in Proc. 2001 IEEE Congress Evolutionary Computation, Seoul, Korea, 2001, pp. 624-629.
31. J. C. Gallagher and S. Vigraham, "A modified compact genetic algorithm for the intrinsic evolution of continuous time recurrent neural networks," in Proc. 2002 Genetic Evolutionary Computation Conf., pp. 163-170.
32. K. A. De Jong, "An analysis of the behavior of a class of genetic adaptive systems," Ph.D. dissertation, Univ. Michigan, Ann Arbor, MI, 1975.
33. R. D. Beer, "On the dynamics of small continuous-time recurrent neural networks," Adaptive Behavior, vol. 3, no. 4, pp. 469-509, 1995.
34. J. Branke, "Memory enhanced evolutionary algorithms for changing optimization problems," in Proc. Cong. Evolutionary Computation CEC'99, vol. 3, Washington, DC, July 1999, pp. 1875-1882.
35. J. C. Gallagher, R. D. Beer, K. S. Espenschied, and R. D. Quinn, "Applications of evolved locomotion controllers to a hexapod robot," Robotics Autonomous Syst., vol. 19, no. 1, pp. 95-103, 1996.
36. J. C. Gallagher and R. D. Beer, "A qualitative dynamical analysis of evolved locomotion controllers," in Proc. 2nd Int. Conf. Simulation of Adaptive Behavior, From Animals to Animats 2, 1993, pp. 71-80.
37. H. J. Chiel, R. D. Beer, and J. C. Gallagher, "Evolution and analysis of model CPGs for walking I, dynamical modules," J. Comput. Neurosci., vol. 7, no. 2, pp. 99-118, 1999.
38. R. D. Beer, H. J. Chiel, and J. C. Gallagher, "Evolution and analysis of model CPGs for walking II, general principles and individual variability," J. Comput. Neurosci., vol. 7, no. 2, pp. 119-147, 1999.
39. J. C. Gallagher, "A dynamical systems analysis of the neural basis of behavior in an artificial autonomous agent," Ph.D. dissertation, Dept. Comput. Eng. Sci., Case Western Reserve Univ., Cleveland, OH, 1998.
40. H. T. Kung and C. F. Leiserson, "Systolic arrays for VLSI," in Proc. Symp. Sparse Matrix Computations and Their Applications, 1978, pp. 256-282.
41. G. M. Megson and I. M. Bland, "Synthesis of a systolic array genetic algorithm," in Proc. Int. Parallel Processing Symp., Symp. Parallel and Distributed Processing (IPSS/SPDP 1998), Orlando, FL, 1998, pp. 316-321.
42. ____, "The systolic array genetic algorithm, and example of systolic arrays as a reconfigurable design methodology," in Proc. 6th IEEE Symp. FPGAs Custom Computing Machines, Napa Valley, CA, Apr. 1998, pp. 260-267.