Testable reversible latches for molecular QCA

2008 8th IEEE Conference on Nanotechnology, IEEE-NANO

Volumn , Issue , 2008, Pages 699-702

  Thapliyal, Himanshu ^a   Ranganathan, Nagarajan ^a  

^a University of South Florida   (United States)

Author keywords

Conservative reversible logic; Latches; Molecular QCA

Indexed keywords

KETONES;

CONSERVATIVE LOGICS; CONSERVATIVE REVERSIBLE LOGIC; D LATCHES; ERROR RATES; LATCHES; MOLECULAR QCA; REVERSIBLE CIRCUITS; TEST VECTORS;

NANOTECHNOLOGY;

EID: 55349092352     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANO.2008.211     Document Type: Conference Paper

References (9)

1. X. Ma, J. Huang, C. Metra, F.Lombardi, "Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA", Springer Journal of Electronic Testing, Vol.24, No. 1-3, pp. 297-311, June, 2008
2. G. Swaminathan, J. Aylor, B. Johnson, "Concurrent Testing of VLSI circuits using Conservative logic,", Proc. International Conference on Computer Design (ICCD), 1990, Cambridge, MA, Sep 1990, pp 60-65.
3. M. Momenzadeh, J. Huang and F. Lombardi, "Defect Characterization and Tolerance of QCA Sequential Devices and Circuits," Proc. Defect and Fault Tolerance in VLSI Systems, CA, Oct 2005. pp. 199-207.
4. H. Thapliyal and A. P. Vinod," Design of reversible sequential elements with feasibility of transistor implementation", Proc. ISCAS 2007, New Orleans, USA, May 2007, pp. 625-628.
5. B. Parhami, "Fault tolerant reversible circuits", Proc. of the 40th Asilomar Conf. on Signals, Systems, and Computers, Pacific Grove, CA, Nov.2006, pp. 1726-1729.
6. E. Fredkin, T Toffoli, "Conservative Logic", International Journal of Theor. Physics, 21(1982), pp.219-253.
7. http://www.qcadesigner.ca/
8. M. B. Tahoori, J. Huang, M. Momenzadeh, and F. Lombardi, "Testing of quantum cellular automata," IEEE Trans. Nanotechnol, vol. 3, no. 4, pp. 432-442, Dec. 2004.
9. P.Gupta, N.K. Jha, L.Lingappan, "A Test Generation Framework for Quantum Cellular Automata Circuits". IEEE Trans. VLSI Syst., Vol. 15, no.1, pp. 24-36, Jan 2007.