Implementation of continuous-time dynamics on stochastic neurochip

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E87-A, Issue 9, 2004, Pages 2227-2232

  Akimoto, Shunsuke ^a   Momoi, Akiyoshi ^a   Sato, Shigeo ^a   Nakajima, Koji ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Associative memories; Asynchronous updating; Continuous time dynamics; Large scale integration (LSI) implementation; Nonmonotonic neuron; Stochastic logic; Traveling salesman problem

Indexed keywords

DECODING; LSI CIRCUITS; MATHEMATICAL MODELS; NEURAL NETWORKS; OPTIMIZATION; PROBLEM SOLVING; STOCHASTIC CONTROL SYSTEMS; TRAVELING SALESMAN PROBLEM;

CONTINUOUS-TIME DYNAMICS; STOCHASTIC LOGIC; STOCHASTIC NEUROCHIPS;

MICROPROCESSOR CHIPS;

EID: 5444242060     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (13)

1. Y. Hirai and M. Yasunaga, "A PDM digital neural network system with 1,000 neurons fully interconnected via 1,000,000 6-bit synapses," Proc. 1996 Int Conf. Neural Information Processing, pp.1251-1256, 1996.
2. K. Aihara, O. Fujita, and K. Uchimura, "A sparse memory access architecture for digital neural network LSIs," IEICE Trans. Electron., vol.E80-C, no.7, pp.996-1002, July 1997.
3. S. Komori, Y. Arima, Y. Kondo, H. Tsubota, K. Tanaka, and K. Kyuma, "A 3.2 GFLOPS neural network accelerator," IEICE Trans. Electron., vol.E80-C, no.7, pp.859-867, July 1997.
4. Y. Horio, K. Aihara, and O. Yamamoto, "Neuron-synapse IC chipset for large-scale chaotic neural networks," IEEE Trans. Neural Netw., vol.14, no.5, pp.1393-1404, 2003.
5. A. Bermak and D. Martinez, "A compact 3-D VLSI classifier using bagging threshold network ensembles," IEEE Trans. Neural Netw., vol.14, no.5, pp. 1094-1109, 2003.
6. B.R. Gains, "Stochastic computing systems," in Advances in Information Systems Science, vol.2, ed. J.T. Tou, pp.37-168, Plenum, New York, NY, 1969.
7. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Trans. Neural Netw., vol.3, no.3, pp.394-403, 1993.
8. S. Sato, K. Nemoto, S. Akimoto, M. Kinjo, and K. Nakajima, "Implementation of a new neurochip using stochastic logic," IEEE Trans. Neural Netw., vol.14, no.5, pp.1122-1127, 2003.
9. M. Monta, "Memory and learning of sequential patterns by non-monotone neural networks," Neural Netw., vol.9, pp.1477-1489, 1996.
10. M. Kinjo, S. Sato, and K. Nakajima, "Hardware implementation of a DBM network with nonmonotonic neurons," IEICE Trans. Inf. Syst., Vol.E85-D, no.3, pp.558-567, March 2002.
11. J.J. Hopfield and D.W. Tank, "Neural computation of decisions in optimization problems," Biol. Cybern., vol.52, pp.141-152, 1985.
12. G.E. Hinton and T.J. Sejnowski, "Learning and relearning in Boltzmann machines," in Parallel Distributed Processing, vol.1, pp.282-317, MIT Press, Cambridge, MA, 1986.
13. Y. Akiyama, A. Yamashita, M. Kajiura, and H. Aiso, "Combinatorial optimization with Gaussian machines," Proc. IEEE/INNS Int. Joint Conf. Neural Networks (IJCNN-89), vol.1, pp.533-540, 1989.