On estimation of static power-peformance in TCAM

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 783-786

  Kudithipudi, Dhireesha ^a   John, Eugene ^b  

^a Kate Gleason College of Engineering   (United States)

^b UNIVERSITY OF TEXAS AT SAN ANTONIO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE STORAGE; CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; INTERNET; INTERNET PROTOCOLS; LOGIC GATES; NETWORK PROTOCOLS; ROUTERS; SENSOR NETWORKS;

CASE STUDIES; CMOS TECHNOLOGIES; DYNAMIC POWERS; FAST SEARCHING; FILTERING; HIGH-PERFORMANCE; MATCHLINE; NETWORK ROUTERS; OPTIMIZING; PARALLEL SEARCHES; POWER DISSIPATIONS; RELATIVE PERFORMANCES; SCALING; STATIC POWERS; STORAGE DEVICES; SUBTHRESHOLD LEAKAGES; SWITCHING ACTIVITIES; TERNARY CONTENT ADDRESSABLE MEMORIES; TOTAL POWERS;

QUALITY OF SERVICE;

EID: 54249168029     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2008.4616916     Document Type: Conference Paper

References (11)

1. V. De, and S. Borkar, "Technology and design challenges for low power and high performance," International Symposium on Low Power Electronics and Design, 1999, pp. 163-168
2. D. Lee, D. Blaauw, and D. Sylvester, "Gate Oxide Leakage Current Analysis and Reduction for VLSI Circuits," IEEE Trans, on VLSI Systems, Feb, 2004, pp. 155-166.
3. Y. Ye, S.Borkar, and V.De, "A new technique for standby leakage reduction in high-performance circuits," Symposium on VLSI Circuits, June, 1998.
4. A.Agarwal, S. Mukhopadhyay, A. Raychowdhury, C. H. Kim, and K.Roy, "Leakage Power Analysis and Reduction for Nanaoscale Circuits," IEEE Micro, pp. 68-80, March 2006.
5. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme" IEEE J. of Solid-State Circuits, 2003, vol.38, pp. 155-158.
6. K. Noda, K. Matsui, K. Takeda, N. Nakamura, "A loadless CMOS four-transistor SRAM cell in a 0.18-μm logic technology", IEEE Tran. on Electron Devices, 2001, vol. 48, pp. 2851-2855.
7. S. Choi, K. Sohn, and H.J Yoo, "A 0.7-fJ/bit/search 2.2-ns search time hybrid-type TCAM architecture" IEEE J. of Solid-State Circuits, 2005, vol. 40, pp. 254-260.
8. K. Pagiamtzis, and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: a tutorial and survey" IEEE J. of Solid-State Circuits, 2006, vol. 41, pp. 712-727.
9. W. Wu, J. Shi, L. Zuo, and B. Shi, "Power-efficient TCAMs for bursty access patterns", IEEE Micro, 2005, vol. 25, pp. 64-72.
10. B. Agrawal, T. Sherwood, "Modeling TCAM power for next generation network devices" Proceeding of the IEEE Symposium on Performance Analysis of Systems and Soflware, 2006, pp. 120-129.
11. N. Mohan, and M. Sachdev, "A static power reduction technique for ternary content addressable memories" Proceedings of the Canadian Conference on Electrical and Computer Engineering (2004), pp. 711-714.