Modeling TCAM power for next generation network devices

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 120-129

  Agrawal, Banit ^a   Sherwood, Timothy ^a  

^a University of California   (United States)

Author keywords

CAM; Modeling; Network algorithms; Power; Router; SRAM; TCAM; Ternary CAM

Indexed keywords

DATASHEETS; NETWORK ALGORITHMS; TCAM; TERNARY CAM;

CLASSIFICATION (OF INFORMATION); COMPUTER NETWORKS; DATA STRUCTURES; GENERAL PURPOSE COMPUTERS; SEARCH ENGINES;

COMPUTER AIDED MANUFACTURING;

EID: 33750838474     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. I. Arsovski, T. Chandler, and A. Sheikholeslami. A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme. IEEE Journal of Solid-State Circuits, 38:155-158, January 2003.
2. Analog Bits. High Speed Ternary CAM Datasheet, 2004.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, pages 83-94, New York, NY, USA, 2000.
4. H. Noda et.al. A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture. IEEE Journal of Solid-State Circuits, 40(1):245-253, January 2005.
5. Mark A. Franklin and Tilman Wolf. Power Considerations in Network Processor Design. In Proc. of Network Processor Workshop in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 10-22, Anaheim, CA, February 2003.
6. W. W. Fung and M. Sachdev. High Performance Priority Encoder for Content Addressable Memories. In Micronet R&D Annual Workshop, 2004.
7. B. Gamache, Z. Pfeffer, and S. P Khatri. A fast ternary CAM design for IP networking applications. In 12th International Conference on Computer Communications and Networks (IC3N-03), Dallas, TX, October 2003.
8. M. Horowitz, R. Ho, and K. Mai. The future of wires, 1999.
9. I.Y.L. Hsiao, D.H. Wang, and C.W. Jen. Power modeling and low-power design of content addressable memories. In IEEE International Symposium on Circuits and Systems (ISCAS), volume 4, pages 926-929, 2001.
10. M. Kounavis, A. Kumar, H.M. Vin, R. Yavatkar, and A. Campbell. Directions in Packet Classification for Network Processors. In Proc. of Network Processor Workshop in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 10-22, Anaheim, CA, February 2003.
11. Xudong Li, Zhen Liu, Wei Li, and Bin Liu. SCP-TCAM: A Power-Efficient Search Engine for fast IP Lookup. In ISBN Proceedings, 2004.
12. V. Lines, A. Ahmed, P. Ma, S. Ma, R. McKenzie, H. Kim, and C. Mar. 66MHz 2.3M Ternary Dynamic Content Addressable Memory. In 8th IEEE International Workshop on Memory Technology, Design, and Testing (MTDT 2000), San Jose, CA, 2000.
13. Huan Liu. Efficient Mapping of Range Classifier into Ternary-CAM. In 10th Symposium on High Performance Interconnects HOT Interconnects (Hotl'02), Stanford, CA, August 2002.
14. Y. Luo, J. Yang, L. Bhuyan, and L. Zhao. NePSim: A Network Processor Simulator with Power Evaluation Framework. IEEE Micro Special Issue on Network Processors for Future High-End Systems and Applications, Sep/Oct 2004.
15. M. Mamidipaka and Nikil Dutt. eCACTI: An Enhanced Power Model for On-chip Caches. Technical Report CECS TR-04-28, September 2004.
16. N. Mohan and M. Sachdev. Low power dual matchline ternary content addressable memory. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pages 633-636, May 2004.
17. G. J. Narlikar, A. Basu, and F. Zane. CoolCAMs: Power-Efficient TCAMs for Forwarding Engines. In IEEE INFOCOM: The Conference on Computer Communications, 2003.
18. K. Pagiamtziz and A. Sheikholeslami. A Low-Power Content-Addressable Memory (CAM) Using Pipelined Heirarchical Search Engine. IEEE Journal of Solid-State Circuits, 2004.
19. R. Panigrahy and S. Sharma. Sorting and Searching using Ternary CAMs. IEEE Micro, 23(1):44-53, 2003.
20. V. C. Ravikumar, R.N. Mahapatra, and L. Bhuyan. EaseCAM: An Energy and Storage Efficient TCAM-Based Router Architecture for IP Lookup. IEEE Trans. Comput., 54(5):521-533, 2005.
21. Cypress Semiconductors. Ayama(tm) 10000a network search engine, 2004.
22. S. Sharma and R. Panigrahy. Reducing TCAM Power Consumption and Increasing Throughput. In 10th Symposium on High Performance Interconnects HOT Interconnects (HotI'02), Stanford, CA, August 2002.
23. P. Shivakumar and N. P. Jouppi. Cacti 3.0: An Integrated Cache Timing, Power and Area Model. Technical Report Western Research Lab (WRL) Research Report, 2001/2.
24. E. Spitznagel, D. Taylor, and J. Turner. Packet Classification Using Extended TCAMs. In 11th IEEE International conference on network protocols (ICNP), 2003.
25. Cisco Systems. 600-Watt Redundant AC Power System, 1998.
26. SibreCore Technologies. Classification and Forwarding Coprocessors come of age - The myths and Realities of High Performance Ternary CAMs (TCAMs), March 2002.
27. H.S. Wang, X.P. Zhu, L.S. Peh, and S. Malik. Orion: A power-performance simulator for interconnection networks. In In Proc. International Symposium on Microarchitecture, pages 294-305. IEEE Press, Nov 2002.
28. J. Wang and C. Huang. High-Speed and Low-Power CMOS Priority Encoders. IEEE Journal of Solid-State Circuits, 35(10):1511-1514, October 2000.
29. S. Wilton and N. Jouppi. An enhanced access and cycle time model for on-chip caches. Technical Report 93/5, DEC Western Research Lab, 1994.
30. F. Yu, R. H. Katz, and T. V. Lakshman. Gigabit Rate Packet Pattern-Matching Using TCAM. In 11th IEEE International conference on network protocols (ICNP), Berlin, Germany, 2004.