3-D nanoarchitectures with carbon nanotube mechanical switches for future on-chip network beyond CMOS architecture

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 11 SPEC. ISS., 2007, Pages 2472-2479

  Fujita, Shinobu ^a,b   Nomura, Kumiko ^a   Abe, Keiko ^a   Lee, Thomas H ^c  

^a TOSHIBA CORPORATION   (Japan)

^b Toshiba America Research Inc   (United States)

^c Stanford University   (United States)

Author keywords

3 D architecture; Bus; Carbon nanotube (CNT); Nano electromechanical systems (NEMS); Network on chip (NoC); On chip network

Indexed keywords

BUSES; CMOS INTEGRATED CIRCUITS; NANOELECTRONICS; NEMS; NETWORK ARCHITECTURE; NETWORK-ON-CHIP;

3D ARCHITECTURES; HIGH BANDWIDTH; MECHANICAL SWITCH; NANO ELECTROMECHANICAL SYSTEMS; NANOARCHITECTURES; NETWORK-ON-CHIP(NOC); ON-CHIP NETWORKS; PROCESS TECHNOLOGIES;

CARBON NANOTUBES;

EID: 54249161893     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.907882     Document Type: Article

References (14)

1. S. Fujita and T. H. Lee, "Novel functional logic circuits based on 3-D emerging memory cells," in Proc. 1st 3-D Architectures for Semiconductor Integr. Packag. Conf., San Francisco, CA, 2003, pp. 77-92.
2. S. Fujita, K. Abe, and T. H. Lee, "Novel architecture based on floating gate CNT-NEMS switches and its application to 3-D on-chip bus beyond CMOS architecture," in Proc. 8th NSTI Nanotechnology Conf. Trade Show, Anaheim, 2005, pp. 100-104.
3. S. G. Lekhnitskii, Theory of Elasticity of an Anisotropic Elastic Body. San Francisco, CA: Holden-Day, 1963.
4. L. M. Jonsson, T. Nord, J. M. Kinaret, and S. Viefers, "Effects of surface forces and phonon dissipation in a three-terminal nanorelay," J. Appl. Phys., vol. 96, no. 1, pp. 629-635, Jul. 2004.
5. S. W. Lee, D. S. Lee, R. E. Morjan, S. H. Jhang, M. Sveningsson, U. A. Nerushev, Y. W. Dark, and E. E. B. Campbell, "A three terminal carbon nanorelay," Nanolett., vol. 4, no. 10, pp. 2027-2030, 2004.
6. J. W.Ward, M. Meinhold, B. M. Segal, J. Berg, R. Sen, R. Sivargan, D. K. Brock, and T. Rueckes, "A nonvolatile electromechanical memory utilizing fabrics of carbon nanotubes," in Proc. 5th Annual Non-Volatile Memory Technol. Symp., Nov. 2004, pp. 34-38.
7. M. Meyyappan, Carbon Nanotubes Science and Applications. Boca Raton, FL: CRC, 2005, p. 15.
8. J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, and J. D. Meindl, "Interconnect limits on gigascale integration in the 21st century," Proc. IEEE, vol. 89, no. 3, pp. 305-324, Mar. 2001.
9. ITRS Roadmap, International Technology Roadmap for Semiconductors, Santa Clara, CA, 2005 [Online].Available: http://www.public.itrs.net/Files/ 2003ITRS/Home2003.htm
10. J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H.-S. P. Wong, "Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections," in Tech. Dig. ISSCC, San Francisco, 2007.
11. A. W. Topol, D. C. La Tulipe, L. Shi, S. M. Alam, D. J. Frank, S. E. Steen, J. Vichiconti, D. Posillico, M. Cobb, S. Medd, J. Patel, S. Goma, D. DiMilia, M. T. Robson, E. Duch, M. Farinelli, C.Wang, R. A. Conti, D. M. Canaperi, L. Deligianni, A. Kumar, K. T. Kwietniak, C. D'Emic, J. Ott, A. M.Young, K. W. Guarini, and M. Ieong, "Enabling SOIBased assembly technology for Three-Dimensional (3-D) Integrated Circuits (ICs)," in Tech. Dig. IEDM, Washington, DC, 2005, pp. 363-366, For example:.
12. K. Nomura, K. Abe, S. Fujita, and A. DeHon, "Novel design of threedimensional crossbar for future network on chip based on post-silicon devices," in Proc. 1st NanoNet Conf., Lausanne, Switzerland, 2006, pp. 4-8.
13. L. Benini and G. D. Micheli, Networks on Chips: Technology and Tools San Francisco, CA: Morgan Kaufmann, 2006.
14. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-tile 1.28TFLOPS network-on-chip in 65-nm CMOS," in Tech. Dig. ISSCC, San Francisco, CA, 2007, no. 3-5.