Energy-aware co-processor selection for embedded processors on FPGAs

2007 IEEE International Conference on Computer Design, ICCD 2007

Volumn , Issue , 2007, Pages 158-163

  Gholamipour, Amir Hossein ^a   Bozorgzadeh, Elaheh ^a   Banerjee, Sudarshan ^a,b  

^a Ringgold Standard Institution Informatics   (United States)

^b Liga Systems   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CO PROCESSORS; COMPUTER DESIGNS; EMBEDDED PROCESSORS; ENERGY-AWARE; HW/SW CO-DESIGN; ILP FORMULATION; INTERNATIONAL CONFERENCES; MINIMUM ENERGY; NP-HARD; POWER MODES; RESOURCE CONSTRAINTS; STATIC AND DYNAMIC; THEORETICAL ANALYSIS; TIMING CONSTRAINTS;

CHLORINE COMPOUNDS; ELECTRIC NETWORK ANALYSIS; ENERGY POLICY; NUCLEAR PROPULSION; TIMING CIRCUITS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 52949144221     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2007.4601895     Document Type: Conference Paper

References (13)

1. R. Lysecky , F. Vahid, "A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning", (DATE), 2005
2. C. Galuzzi, E. Panainte, Y.D. Yankova, K.L.M. Bertels, S. Vassiliadis, "Automatic Selection of Application-Specific Instruction-Set Extensions", CODES+ISSS, 2006
3. N. Bình , M. Imai , A. Shiomi , N. Hikichi, "A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts", DAC 1996
4. P. Biswas, S. Banerjee, N. Dutt, P. Ienne, L. Pozzi. ''Performance and Energy Benefits of Instruction Set Extensions in anFPGA Soft Core.", VLSI Design, 2006.
5. J. Henkel, Y. Li. "Energy-conscious HW/SW-partitioning of embedded systems: A Case Study on an MPEG-2 Encoder". CODES 1998
6. J. Henkel, "A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems", DAC 1999
7. F. Sun, S. Ravi, A. Raghunathan, N. K. Jha, "Custom-Instruction Synthesis for Extensible-Processor Platforms", IEEE TCAD, VOL. 23, NO. 2, 2004
8. K Atasu, G Dundar, C Ozturan, An Integer Linear Programming Approach for Identifying Instruction-Set Extensions ", CODES+ISSS 2005
9. G. Stitt, F. Vahid, "Hardware/Software Partitioning of Software Binaries", ICCAD 2002.
10. Gayasen, A., Tsai, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., and Tuan, T, Reducing leakage energy in FPGAs using region-constrained placement" FPGA 2004
11. A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, T. Tuan. "A Dual-Vdd Low Power FPGA Architecture". FPGA 2004.
12. P. Hansen, B. Jaumard, V. Mathon, " Constrained Non-linear 0-1 programming", ORSA Journal of Computing, Vol 5, No 2, 1993
13. Hu, Y., Lin, Y., He, L., and Tuan, T. "Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction." DAC 2006