SystemC-based minimum intrusive fault injection technique with improved fault representation

Proceedings - 14th IEEE International On-Line Testing Symposium, IOLTS 2008

Volumn , Issue , 2008, Pages 99-104

  Shafik, Rishad Ahmed ^a   Rosinger, Paul ^a   Al Hashimi, Bashir M ^a  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

MOTION PICTURE EXPERTS GROUP STANDARDS;

FAST SIMULATION; FAULT-INJECTION; ON-LINE TESTING; ON-THE-FLY; SIMULATION TECHNIQUES; SYSTEMC;

POWER CONTROL;

EID: 52049107346     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2008.25     Document Type: Conference Paper

References (11)

1. J. Gracia, J. Baraza, D. Gil, and P. Gil, "Comparison and Application of Different VHDL-based Fault Injection Techniques," in Proceedings of the IEEE DFT'01, San Francisco, CA, USA, 2001, pp. 233-241.
2. S. Misera, H. T. Vierhaus, L. Breitenfeld, and A. Sieber, "A Mixed Language Fault Simulation of VHDL and SystemC," in Proceedings of DSD, 2006, pp. 275-279.
3. S. Misera, H. Vierhaus, and A. Sieber, "Fault Injection Techniques and Their Accelerated Simulation in SystemC," in Proceedings of DSD, Aug. 2007, pp. 587-595.
4. A. Fin and F. Fummi, Languages for System Specification. Springer US, 2004, ch. LAERTE++: An Object Oriented High-Level TPG for SystemC Designs.
5. K. Chang and Y. Chen, "System-level Fault Injection in Systemc Design Platform," in Proceedings of 8th International Symposium on Advanced Intelligent Systems (ISIS), 2007.
6. K. Rothbart, U. Neffe, C. Steger, R. Weiss, E. Rieger, and A. Muehlberger, "High Level Fault Injection for Attack Simulation in Smart Cards," in Proceedings of the ATS'04, Nov. 2004, pp. 118-121.
7. G. Beltrame, C. Bolchini, L. Fossati, A. Miele, and D. Sciuto, "Resp: A Non-intrusive Transaction-level Reflective MPSoC Simulation Platform for Design Space Exploration," in Proceedings of IEEE ASPDAC, 2008, pp. 673-678.
8. A. Castelnuovot, A. Fin, F. Fummi, and F. Sforza, "Emulation-based Design Errors Identification," in Proceedings of the IEEE DFT'02, 2002, pp. 365-371.
9. P. Gil, H. Madeira, and J. Arlat, "Fault Representativeness," LAAS-CNRS (France), Tech. Rep., 2002, project funded by the European Community under the IST Programme (1998-2002).
10. J. Baraza, G. J., D. Gil, and P. Gil, "Improvement of Fault Injection Techniques based on VHDL Code Modification," in Proceedings of Tenth IEEE International High-Level Design Validation and Test Workshop, 2005, pp. 19-26.
11. ISO, "ISO/IEC 13818-2: 1995 (E)," http://www.iso.org.