Improvement of fault injection techniques based on VHDL code modification

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2005, Issue , 2005, Pages 19-26

  Baraza, J C ^a   Gracia, J ^a   Gil, D ^a   Gil, P J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Mutants; Saboteurs; VHDL based fault injection

Indexed keywords

AUTOMATION; CODES (SYMBOLS); COMPUTER AIDED SOFTWARE ENGINEERING; FAULT TOLERANT COMPUTER SYSTEMS;

MUTANTS; SABOTEURS; VHDL-BASED FAULT INJECTION;

COMPUTER PROGRAMMING LANGUAGES;

EID: 33846583638     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2005.1568808     Document Type: Conference Paper

References (22)

1. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.C. Laprie, E. Martins, D. Powell, "Fault Injection for Dependability Validation: A Methodology and Some Applications", IEEE Transactions on Software Engineering, vol. 16, no. 2, pp. 166-182, 1990.
2. A. Benso and P. Prinetto, eds., "Fault Injection Techniques and Tools for VLSI reliability evaluation", Kluwer Academic Publishers, 2003.
3. E. Jenn, J. Arlat, M. Rimén, J. Ohlsson, J. Karlsson, "Fault injection into VHDL models: the MEFISTO tool", in Proceedings 24th International Symposium on Fault-Tolerant Computing (FTCS-24), pp. 356-363, Austin, TX, USA, 1994.
4. V. Sieh, O. Tschäche, F. Balbach, "VERIFY: Evaluation of Reliability Using VHDL-Models with Embedded Fault Descriptions", in Proceedings 27th International Symposium on Fault Tolerant Computing (FTCS-27), pp. 32-36, Seattle, W A, USA, 1997.
5. D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, "A Study of the effects of Transient Fault Injection into the VHDL Model of a Fault-Tolerant Microcomputer System", in Proceedings 6th IEEE International Online Testing Workshop (IOLTW'2000), pp. 73-79, Palma de Mallorca, Spain, 2000.
6. D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, "Impact of faults in combinational logic of commercial microcontrollers", Lecture Notes in Computer Science: Dependable Computing EDCC-5, no. 3463, pp. 379-390, Springer-Verlag, 2005.
7. Institute of Electric and Electronic Engineers (IEEE), "IEEE Standard VHDL Language Reference Manual", IEEE Std 1076-1993.
8. A.M. Amendola, A. Benso, F. Como, L. Impagliazzo, P. Marmo, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, "Fault Behavior Observation of a Microprocessor System through a VHDL Simulation-Based Fault Injection Experiment", in Proceedings 1996 European Design Automation Conference with EURO-VHDL (EURODAC'96/EURO-VHDL'96), pp. 536-541, Geneva, Switzerland, 1996.
9. J. Boué, P. Pétillon, Y. Crouzet, "MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance", in Proceedings 28th International Symposium on Fault-Tolerant Computing (FTCS-28), pp. 168-173, Munich, Germany, 1998.
10. S. Ghosh, T.J. Chakraborty, "On behavior fault modeling for digital design", Journal of Electronic Testing, no. 2, pp. 135-151, Kluwer Academic Press, 1991.
11. J.R. Armstrong, F.-S. Lam, P.C. Ward, "Test generation and Fault Simulation for Behavioural Models", in Performance and Fault Modelling with VHDL (J. M: Schoen ed.), pp. 240-303, Englewood Cliffs, Prentice Hall, 1992.
12. T.A. DeLong, B.W. Johnson, J.A. Profeta III, "A Fault Injection Technique for VHDL Behavioral-Level Models", IEEE Design & Test of Computers, vol. 13, no. 4, pp. 24-33, Winter 1996.
13. J.C. Baraza, J. Gracia, D. Gil, P.J. Gil, "A Prototype of a VHDL-Based Fault Injection Tool: Description and Application", Journal of Systems Architecture, vol. 47, no. 10, pp. 847-867, 2002.
14. D. Gil, J.C. Baraza, J. Gracia, P.J. Gil, "VHDL simulation-based fault injection techniques", Chapter 4.1 in [2], pp. 159-176, 2003.
15. D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, "Study, Comparison and Application of different VHDL-Based Fault Injection Techniques for the Experimental Validation of a Fault-Tolerant System", Microelectronics Journal, vol. 34, no. 1, pp. 41-51, 2003.
16. E. Jenn, "Sur la validation des systèmes tolérant les fautes: injection de fautes dans des modèles de simulation VHDL", Ph.D. Thesis Dissertation, LAAS Reserche Rapport N. 94-361, Laboratoire d'Analyse et d'Architecture des Systèmes du CNRS, Toulouse, France, 1994.
17. Model Technology, "ModelSim SE User's Manual. Version 5.5e", 2001.
18. TTTech Computertechnik GmbH, "TTP/C C1 Controller. Specification of the TTP/C C1 Controller", available at http://www.tttech.coni.
19. J. Gracia, J.C. Baraza, D. Gil, P.J. Gil. "Using VHDL-based fault injection for the early diagnosis of a TTP/C controller, IEICE Trans. on Information and Systems, vol. E86, no. 12, pp. 2634-2641. 2003.
20. P.J. Gil et al., "Fault Representativeness", Deliverable ETIE2 of Dependability Benchmarking Project, IST-2000-25245, 2002.
21. J.C. Baraza, "Contributión a la Validatión de Sistemas Complejos Tolerantes a Fallos. Nuevos modelos de fallos y técnicas de inyección de fallos", Ph. D. Thesis Dissertation, DISCA-UPV, Spain, 2003.
22. J.R. Armstrong, "Chip-Level Modelling with VHDL", Prentice Hall, 1989.