Modeling loop unrolling: Approaches and open issues

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3133, Issue , 2004, Pages 224-233

  Cardoso, João M P ^a,b   Diniz, Pedro C ^c  

^a UNIVERSITY OF ALGARVE   (Portugal)

^b INESC ID   (Portugal)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS;

EARLY EVALUATION; ESTIMATION TECHNIQUES; LARGE DESIGNS; LOOP UNROLLING; OPERATOR PARALLELISM; RECONFIGURABLE PROCESSING UNITS; SCALAR REPLACEMENT;

ARTIFICIAL INTELLIGENCE;

EID: 35048884179     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27776-7_24     Document Type: Article

References (18)

1. W. Böhm, et al., "Mapping a Single Assignment Programming Language to Reconfigurable Systems," in The Journal of Supercomputing, Kluwer Academic Publishers, vol. 21, no. 2, Feb. 2002, pp. 117-130.
2. S. Triantafyllis, et al., "Compiler Optimization-Space Exploration," in Proc. of Int'l Symposium on Code Generation and Optimization (CGO'03), San Francisco, CA, USA, 2003.
3. B. So, M. Hall, and P. Diniz, "A Compiler Approach to Fast Hardware Design Space Exploration for FPGA Systems," In Proc. of ACM Conference on Programming Language Design and Implementation (PLDI'02), Berlin, Germany, June 17-19, 2002.
4. B. So, P. Diniz, and M. Hall, "Using Estimates from Behavioral Synthesis Tools in Compiler-Directed Design Space Exploration", In Proc. of Design Automation Conference (DAC'03), June 2003.
5. PACT XPP Technologies, Inc., "The XPP White Paper," Release 2.1.1, March 2002.
6. J. Cardoso, P. Diniz, and M. Weinhardt, "Compilation for Reconfigurable Computing Platforms: Comments on Techniques and Current Status," INESC-ID Technical Report, RT/009/2003, Oct. 2003.
7. M. Gokhale, J. M. Stone, and E. Gomersall, "Co-synthesis to a hybrid RISC/FPGA architecture," In Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, Vol. 24, No. 2, March 2000, pp. 165-180.
8. Annapolis Micro Systems Inc., "WildStar Reconfigurable Computing Engines. User's Manual R3.3," 1999.
9. S. Goldstein, et al., "PipeRench: A Reconfigurable Architecture and Compiler," In IEEE Computer, Vol.33, No. 4, April 2000, pp. 70-77.
10. M. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley, 1996.
11. J. Cardoso, and M. Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture," in Proc. of Int'l Conference on Field Programmable Logic and Applications (FPL'02), LNCS 2438, Springer-Verlag, Sept. 2002, pp. 864-874.
12. A. Nayak, et al., "Accurate Area and Delay Estimators for FPGAs," in Proc. Design Automation and Test in Europe (DATE'02), March 2002, Paris, France, pp. 862-869.
13. J. Park, P. Diniz, and S. Raghunathan, "Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations," In Proc. of Int'l Conference on Field programmable Logic (FPL'03), LNCS, Springer-Verlag, Berlin, August 2003.
14. A. Koseki, H. Komatsu, and Y. Fukazawa, "A Method for Estimating Optimal Unrolling Times for Nested Loops," in Proc. of Int'l Symposium on Parallel Architectures, Algorithms and Networks (ISPAN'97), Taipei, Taiwan, 1997, IEEE CS Press, pp. 376-382.
15. M. Zhao, B. R. Childers, and M. L. Soffa, "Predicting the impact of optimizations for embedded systems," in ACM SIGPLAN Symposium on Languages, Compilers, and Tools for Embedded Systems (LCTES'03), San Diego, CA, USA, June 2003.
16. J. Liao, W.F. Wong, and M. Tulika, "A Model for Hardware Realization of Kernel Loops," in Proc. of 13th Int'l Conference on Field Programmable Logic and Application (FPL'03), LNCS 2778, Springer-Verlag, Sept. 2003, pp. 334-344.
17. J. Cardoso, "Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms," in Proc. of Reconfigurable Architectures Workshop (RAW'03), Nice, France, April 2003.
18. B. So, and M. Hall, "Increasing the Applicability of Scalar Replacement", In Proc. of Int'l Conference on Compiler Construction (CC'04), ACM Press, 2004.