Low-power IC design for a wireless BCI system

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1560-1563

  Liu, Ming ^a   Chen, Hong ^a   Chen, Run ^a   Wang, Zhihua ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; DESIGN; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MULTICARRIER MODULATION; NETWORKS (CIRCUITS); TECHNICAL PRESENTATIONS;

INTERNATIONAL SYMPOSIUM; LOW POWERS; MICRO-CONTROL UNIT;

DIGITAL TO ANALOG CONVERSION;

EID: 51749115091     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541729     Document Type: Conference Paper

References (16)

1. Miguel A. L. Nicolelis. actions from thoughts. 2001.
2. S. P. Kelly, E. C. Lalor, C. Finucane, G. McDarby, and R. B. Reilly, " Visual spatial attention control in an independent brain-computer interface," IEEE Trans. Biomed. Eng., vol. 52, no. 9, pp. 1588-1596, Sep. 2005.
3. X. Gao, D. Xu, M. Cheng, and S. Gao, "A BCI-based environmental controller for the motion-disabled," IEEE Trans. Rehab. Eng., vol. 11, no. 2, pp. 137-140, Jun. 2003.
4. Y. Wang, Z. Zhang, X. Gao, and S. Gao, "Lead selection for SSVEP based brain-computer interface," in Proc. 26th Int. IEEE EMBS Conf.,2004, pp. 4507-4510.
5. G. R. Müller-Putz, R. Scherer, C. Brauneis, and G. Pfurtscheller, "Steady-state visual evoked potential (SSVEP) - Based communication: Impact of harmonic frequency components," J. Neural Eng., vol.2, pp. 123-130, 2005.
6. Yijun Wang, Ruiping Wang, Xiaorong Gao, Bo Hong, and Shangkai Gao, A Practical VEP-Based Brain-Computer Interface. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, VOL. 14, NO. 2, JUNE 2006
7. Ming Cheng Xiaorong Gao Shangkai Gao Dingfeng Xu, Design and implementation of a brain-computer interface with high transfer rates. IEEE Transactions on Biomedical Engineering, 2002, Volume: 49, Issue: 10 On page(s): 1181-1186
8. Yijun Wang, Ruiping Wang, Xiaorong Gao, Bo Hong, and Shangkai Gao. A Practical VEP-Based Brain-Computer Interface. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, VOL. 14, NO. 2, JUNE 2006
9. B. P. Brandt, D. E. Wingard, B. A. Wooley, "Second-order sigma-delta modulation for digital-audio signal acquisition", IEEE Journal of Solid-state Circuis, vol. 26, No. 4, April 1991, pp. 618-627.
10. Y. Geerts, M. Steyaert, W. Sansen, Design of multibit delta-sigma A/D converters, Kluwer Academic Publishers, 2002.
11. B. Razavi, Design of analog CMOS integrated circuits, McGraw Hill, 2001.
12. M. Sarhang-Nejad, G. C. Temes, "A high-resolution multibit ΣΔ ADC with digital correction and relaxed amplifier requirements", IEEE Journal of Solid-state Circuis, vol. 28, No. 6, June 1993, pp. 648-660.
13. C. C. Enz, G. C. Temes, "Circuit techniques for reducing the effects of OP-Amp imperfections: autozeroing, correlated double sampling, and chopper stabilization", Proceedings of the IEEE, vol. 84, No. 11, Nov. 1996, pp. 1584-1613.
14. A. Wang and A. P. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.
15. C. H. Kim, H. Soeleman, and K. Roy, "Ultra-low-power DLMS adaptive filter for hearing aid applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 1058-1067, Dec. 2003.
16. B. H. Calhoun and A. Chandrakasan, "A 256 k Sub-threshold SRAM using 65 nm CMOS," in Proc. Int. Solid-State Circuits Conf., Feb. 2006, pp. 628-629.