Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 97-100

  Moussa, Hazem ^a   Baghdadi, Amer ^a   Jézéquel, Michel ^a  

^a ECOLE DES MINES DE NANTES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AGGLOMERATION; AGGREGATES; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DECODING; HARDWARE; INTERCONNECTION NETWORKS; TECHNICAL PRESENTATIONS; TELECOMMUNICATION NETWORKS; TELECOMMUNICATION SYSTEMS;

DE BRUIJN NETWORKS; HARDWARE IMPLEMENTATIONS; INTERNATIONAL SYMPOSIUM; NETWORK INTERFACES;

COMPUTER NETWORKS;

EID: 51749104439     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541363     Document Type: Conference Paper

References (16)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," in Proc. International Conference on Communications (ICC'93), Geneva, Switzerland, pp. 1064-1070, May 1993.
2. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inf. Theory, vol. 45, pp.399-431, March 1999.
3. T. Lestable, E. Zimmerman, M-H Hamon, and S. Stiglmayr, "Block-LDPC codes vs duo-binary turbo-codes for european next generation wireless systems," IEEE Vehicular Technology Conference, September 2006.
4. K. K. Gunnam, G. S. Choi, W. Wang, E. Kim, and M. B. Yeary, "Decoding of Quasi-cyclic LDPC Codes Using an On-the-Fly Computation, " in Proc. Asilomar Conference on Signals, Systems and Computers, pp. 1192-1199, October-November 2006.
5. C-C. Lin, Y-H. Shih, H-C. Chang, and C-Y. Lee, "A dual mode channel decoder for 3GPP2 mobile wireless communications," in Proc. Solid-State Circuits Conference, pp. 483-486, 21-23 September 2004.
6. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaving laws to parallel turbo and LDPC decoders architectures," IEEE Trans. Inform. Theory, vol. 50, no. 9, pp. 2002-2009, September 2004.
7. A. L. Chiu, and B. Xia, "Techniques for reconfigurable decoder for a wireless system," INTEL Corporation, US PATENT #WO/2007/002668, January 2007.
8. O. Muller, A. Baghdadi, and M. Jézéquel, "ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding," in Proc. of the conference on Design, Automation and Test in Europe, pp. 1330-1335, March 2006.
9. G. Masera, F. Quaglio, and F. Vacca, "Implementation of a flexible LDPC decoder," IEEE Transactions on Circuits and Systems, pp. 542-546, June 2007.
10. T. Theocharides, G. Link, N. Vijaykrishnan, and M. J. Irwin, "Implementing LDPC decoding on a network-on-chip," in Proc. of the International Conference on VLSI Design, pp. 134-137, January 2005.
11. H. Moussa, O. Muller, A. Baghdadi, and M. Jézéquel, "Butterfly and Benes-based on-chip communication networks for multiprocessor turbo decoding," in Proc. of the conference on Design, Automation and Test in Europe, pp. 654-659, April 2007.
12. N.G. de Bruijn, "A combinatorial problem," Koninklijke Nederlandse Akademie v. Wetenschappen, vol. 49, pp. 758-764, 1946.
13. M. R. Samatham, and D. K. Pradhan, "The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI," IEEE Transactions on Computers, pp. 567-581, 1989.
14. R. A. Rowley, and B. Bose, "Fault-tolerant ring embedding in de Bruijn networks," IEEE Transactions on Computers, pp. 1480-1486, December 1993.
15. C. Francalanci, and P. Giacomazzi, "High-performance self-routing algorithm for multiprocessor systems with shuffle interconnections," IEEE Transactions on Parallel and Distributed Systems, pp. 38-50, January 2006.
16. F. Kienle, M. J. Thul, and N. Wehn, "Implementation issues of scalable LDPC-decoders," in Proc. 3rd International Symposium on Turbo Codes and Related Topics, Brest, France, September 2003.