CHStone: A benchmark program suite for practical C-based high-level synthesis

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1192-1195

  Hara, Yuko ^a   Tomiyama, Hiroyuki ^a   Honda, Shinya ^a   Takada, Hiroaki ^a   Ishii, Katsuya ^a  

^a NAGOYA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK PROGRAMS; HIGH-LEVEL SYNTHESIS; INTERNATIONAL SYMPOSIUM;

BENCHMARKING;

EID: 51749101517     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541637     Document Type: Conference Paper

References (19)

1. D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992.
2. K. Wakabayashi and T. Okamoto, "C-based SoC design flow and EDA tools: An ASIC and system vendor perspective," IEEE Trans. CAD, vol. 19, no. 12, Dec. 2000.
3. S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau, SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits, Kluwer Academic Publishers, 2005.
4. G. De Micheli, "Hardware synthesis from C/C++ Models," DATE, 1999.
5. N. D. Dutt and C. Ramchandran, "Benchmarks for the 1992 High Level Synthesis Workshop," Technical Report 92-107, University of California, Irvine, 1992.
6. P. R. Panda and N. D. Dutt, "1995 high level synthesis design repository," ISSS, 1995.
7. F. Vahid, "Partitioning sequential programs for CAD using a three-step approach," ACM TODAES, vol. 7, no. 3, July 2002.
8. Y. Hara, H. Tomiyama, S. Honda, H. Takada and K. Ishii, "Complexity-constrained partitioning of sequential programs for efficient behavioral synthesis," GLSVLSI, 2007.
9. SPEC Benchmarks, http://www.spec.org/.
10. EEMBC, http://www.eembc.org/.
11. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems," MICRO, 1997.
12. SoftFloat, http://www.jhauser.us/arithmetic/SoftFloat.html.
13. SNU Real-time Benchmarks, http://archi.snu.ac.kr/realtime/benchmark/.
14. A. C. Hung, "PVRG-JPEG CODEC 1.1," Technical Report, Stanford University, 1993.
15. AILab, http://www-ailab.elcom.nitech.ac.jp/.
16. M. R. Guthaus, J. S. Ringenberg, and D. Ernst, "MiBench: A free, commercially representative embedded benchmark suite," WWC, 2001.
17. Y Explorations, Inc., http://www.yxi.com/.
18. Y. Hara, H. Tomiyama, S. Honda, H. Takada and K. Ishii, "Behavioral Synthesis of Double-Precision Floating-Point Adeers with Function-Level Transformations: A Case Study," ICESS, 2007.
19. Xilinx Inc., http://www.xilinx.com/.