Partitioning sequential programs for CAD using a three-step approach

ACM Transactions on Design Automation of Electronic Systems

Volumn 7, Issue 3, 2002, Pages 413-429

  Vahid, Frank ^a  

^a University of California Riverside   (United States)

Author keywords

Behavioral partitioning; Functional partitioning; Hardware software partitioning; Partitioning; System level partitioning

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; OPTIMIZATION; PROBLEM SOLVING;

PARTITIONING SEQUENTIAL PROGRAMS; THREE-STEP APPROACHES;

COMPUTER AIDED DESIGN;

EID: 0036660088     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/567270.567273     Document Type: Article

References (24)

1. Arnold, M., Fink, S., Sarkar, V., and Sweeney, P.F. 2000. A comparative study of static and profile-based heuristics for inlining. SIGPLAN Not. 35, 7, (July), 52-64.
2. Balboni, A., Fornaciari, W., and Sciuto, D. 1996. Partitioning and exploration strategies in the Tosca co-design flow. In Proceedings of the International Workshop on Hardware-Software Co-Design, 62-69.
3. Callahan, T.J., Hauser, J.R., and Wawrzynek, J. 2000. The Garp architecture and C compiler. IEEE Comput. (April).
4. Cooper, K., Hall, M., and Kennedy, K. 1993. A methodology for procedure cloning. Comput. Lang. 19, 2.
5. Eles, P., Peng, Z., Kuchcinski, K., and Doboli, A. 1996. Hardware-software partitioning with iterative improvement heuristics. In Proceedings of the International Symposium on System Synthesis, 71-76.
6. Ernst, R., Henkel, J., and Benner, T. 1994. Hardware-software cosynthesis for microcontrollers. IEEE Des. Test Comput. (Dec.), 64-75.
7. Gajski, D.D., Vahid, F., Narayan, S., and Gong, J. 1998. SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design. IEEE Trans. VLSI Syst. 6, 1, 84-100.
8. Gupta, R. and De Micheli, G. 1993. Hardware/software cosynthesis for digital systems. IEEE Des. Test Comput. (Oct.), 29-41.
9. Hall, M., Anderson, J., Amarasinghe, S., Murphy, B., Liao, S., Bugnion, E., and Lam, M. 1996. Maximizing multiprocessor performance with the SUIF compiler. IEEE Comput. 29, 12 (Dec.), 84-89.
10. Henkel, J. 1999. A low power hardware/software partitioning approach for core-based embedded systems. In Proceedings of the Design Automation Conference (DAC).
11. Henkel, J., and Ernst, R. 1997. A hardware/software partitioner using a dynamically determined granularity. In Proceedings of the Design Automation Conference.
12. Hwang, E., Vahid, F., and Hsu, Y.C. 1999. FSMD Functional Partitioning for Low Power. In Proceedings of the Design Automation and Test in Europe (DATE) Conference (March), 22-28.
13. Kalavade, A. and Lee, E. 1994. A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem. In Proceedings of the International Workshop on Hardware/Software Codesign, 42-48.
14. Knudsen, P. and Madsen, J. 1996. PACE: A dynamic programming algorithm for hardware/ software partitioning. In Proceedings of the International Workshop on Hardware-Software Co-Design, 85-92.
15. Lagnese, E. and Thomas, D. 1991. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Comput-Aid. Des. 10 (July), 847-860.
16. Ruf, E. and Weise, D. 1991. Using types to avoid redundant specialization. SIGPLAN Not. 26, 9 (Sept.), 321-333.
17. Stitt, G. and Vahid, F. 2002. The energy advantages of microprocessor platforms with on-chip configurable logic. IEEE Des. Test Comput., Nov.-Dec.
18. Vahid, F. 1995. Procedure exlining: A transformation for improved system and behavioral synthesis. In Proceedings of the International Symposium on System Synthesis (September), 84-89.
19. Vahid, F. 1999a. Procedure cloning: A transformation for improved system-level functional partitioning. ACM Trans. Des. Autom. Electron. Syst. 4, 1, 70-96.
20. Vahid, F. 1999b. Techniques for minimizing and balancing i/o during functional partitioning. IEEE Trans. CAD 18, 1 (Jan.), 69-75.
21. Vahid, F., Le, T.D.M., and Hsu, Y.C. 1998. Functional partitioning improvements over structural partitioning for packaging constraints and synthesis-tool performance. ACM trans. Des. Autom. Electron. Syst. 3, 2, 181-208.
22. Wan, M., Ichikawa, Y., Lidsky, D., and Rabaey, J. 1998. An Energy conscious methodology for early design exploration of heterogeneous DSP's. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), 111-117.
23. Wolf, W.H. 1997. An architectural co-synthesis algorithm for distributed, embedded computing systems. IEEE trans. VLSI Syst. 5, 2 (June), 218-229.
24. Wu, S. and Manber, U. 1992. Fast text searching allowing errors. Commun. ACM 35, 10, 83-91.