Complexity-constrainted partitioning of sequential programs for efficient behavioral synthesis

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2007, Pages 365-370

  Hara, Yuko ^a   Tomiyama, Hiroyuki ^a   Honda, Shinya ^a   Takada, Hiroaki ^a   Ishii, Katsuya ^a  

^a NAGOYA UNIVERSITY   (Japan)

Author keywords

Behavioral synthesis; Function calls; Integer programming problem

Indexed keywords

COMPUTATIONAL COMPLEXITY; CONSTRAINT THEORY; INTEGER PROGRAMMING; OPTIMAL SYSTEMS; OPTIMIZATION;

BEHAVIORAL SYNTHESIS; FUNCTION CALLS; INDIVIDUAL MODULES; INTEGER PROGRAMMING PROBLEM;

SEQUENTIAL MACHINES;

EID: 34748872853     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1228784.1228871     Document Type: Conference Paper

References (11)

1. D. D. Gajski, N. D. Dutt, A. C.-H. Wu, and S. Y.-L. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992.
2. F. Vahid, "Partitioning Sequential Programs for CAD Using a Three-Step Approach," ACM TODAES, vol. 7, no. 3, July 2002.
3. S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau, "Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis," ACM TODAES, vol. 9, no. 4, Oct. 2004.
4. M. Nishimura, K. Nishiguchi, N. Ishiura, H. Kanbara, H. Tomiyama, Y. Takatsukasa, and M. Kotani, "High-Level Synthesis of Variable Accesses and Function Calls in Software Compatible Hardware Synthesizer CCAP," SASIMI, 2006.
5. Y. Hara, H. Tomiyama, S. Honda, H. Takada, "Function Call Optimization in Behavioral Synthesis," DSD 2006, Apr. 2006.
6. F. Vahid, "Procedure Exlining: A Transformation for Improved System and Behavioral Synthesis," ISSS, 1995.
7. F. Vahid, "Procedure Cloning: A Transformation for Improved System-Level Functional Partitioning," ACM TODAES, vol. 4, no. 1, Jan. 1999.
8. F. Vahid, "Techniques for Minimizing and Balancing I/O during Functional Partitioning," IEEE Trans. CAD, vol. 18, no. 1, Jan. 1999.
9. G. R. Gupta, M. Gupta, P. R. Panda, "Rapid Estimation of Control Delay from High-Level Specifications", DAC, 2006.
10. Y Explorations, Inc., http://www.yxi.com/.
11. Xilinx, http://www.xilinx.com/.