Continuous-time ΔΣ modulators with noise-transfer-function enhancement

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1428-1431

  Ali, Furrookh ^a   Hamoui, Anas A ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; MODULATION; TECHNICAL PRESENTATIONS; TRANSFER FUNCTIONS; WAVE FILTERS;

CONTINUOUS-TIME; FEED FORWARD; INTERNATIONAL SYMPOSIUM;

MODULATORS;

EID: 51749101265     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541696     Document Type: Conference Paper

References (9)

1. J. A. Cherry and W. M. Snelgrove, Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits. Boston: Kluwer Academic Publishers, 2000.
2. P. M. Chopp and A. A. Hamoui, "Discrete-time modeling of clock jitter in continuous-time ΔΣ modulators", in Proc. IEEE Int. Symp. Circuits Syst., pp. 497 - 500, May 2007.
3. K. Lee and G. C. Temes, "Enhanced split-architecture deltasigma ADC," in Proc. IEEE Int. Conf. Electronics Circuits Syst., pp. 427 - 430, Dec. 2006.
4. J. Steensgaard, "Nonlinearities in SC delta-sigma A/D converters," in Proc. IEEE ICECS, pp. 355 - 358, May 1998.
5. J. De Maeyer, P. Rombouts and L. Weyten, "Efficient Multibit Quantization in Continuous-Time ΔΣ Modulators" IEEE Trans. Circuits Syst. I, vol. 54, no. 4, pp. 757 - 767, Apr. 2007.
6. A. A. Hamoui and K. W. Martin, "High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications," IEEE Trans. Circuits Syst. I, vol. 51, no. 1, pp. 72 - 85, Jan. 2004.
7. M. Schimper, L. Dörrer, E. Riccio, and G. Panov, "A 3 mW continuous-time ΣΔ-modulator for EDGE/GSM with high adjacent channel tolerance," in Proc. Eur. Solid-State Circuits Conf., pp. 183 - 186, Sep. 2004.
8. M. Ortmanns and F. Gerfers, Continuous-time sigma-delta A/D conversion: Fundamentals, performance limits and robust implementations. Netherlands: Springer Berlin Heidelberg, 2006.
9. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS Continuous-Time ΣΔ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB" IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641 - 2649, Dec. 2006.