A portless SRAM cell using stunted wordline drivers

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 584-587

  Wieckowski, Michael ^a   Margala, Martin ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b University of Massachusetts Lowell   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOBILE DRIVERS; CMOS INTEGRATED CIRCUITS; LOGIC CIRCUITS; LOGIC DESIGN; STATIC RANDOM ACCESS STORAGE; SWITCHING THEORY; TECHNICAL PRESENTATIONS;

INTERNATIONAL SYMPOSIUM; SRAM CELLS; WORD LINES;

CELLS;

EID: 51749098232     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541485     Document Type: Conference Paper

References (8)

1. L. Chang, Y. Nakamura, R. K. Montoye, J. Sawada, A. K. Martin, K. Kinoshita, F. H. Gebara, K. B. Agarwal, D. J. Acharyya, W. Haensch, K. Hosokawa, and D. Jamsek, "A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS," in 2007 IEEE Symposium on VLSI Circuits, 2007, pp. 252-253.
2. R. Joshi, R. Houle, K. Batson, D. Rodko, P. Patel, W. Huott, R. Franch, Y. Chan, D. Plass, S. Wilson, and P. Wang, "6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM," in 2007 IEEE Symposium on VLSI Circuits, 2007, pp. 250-251.
3. B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, "A sub-200mV 6T SRAM in 130nm CMOS," Int. Solid-State Circuits Conf, 2007.
4. M. Wieckowski and M. Margala, "A novel five-transistor (5T) sram cell for high performance cache," in The IEEE International SOC Conference, 2005, pp. 101-102.
5. M. Wieckowski, S. Patil, and M. Margala, "Portless SRAM - A High-Performance Alternative to the 6T Methodolgy," IEEE Journal of Solid-State Circuits, vol. 42, November 2007.
6. L. M. Terman, "MOSFET memory circuits," Proceedings of the IEEE, vol. 59, pp. 1044-1058, 1971.
7. I. Masaaki, K. Masayuki, N. Masahiro, T. Akira, and I. Takashi, "Ultra Low Voltage Operation with Bootstrap Scheme for Single Power Supply SOI-SRAM," in 20th International Conference on VLSI Design, 2007, pp. 609-614.
8. R. W. Mann, W. W. Abadeer, M. J. Breitwisch, O. Bula, J. S. Brown, and B. C. Colwill, "Ultralow-power SRAM technology," IBM Journal of Research and Development, vol. 47, pp. 553-566, September/November 2003.