Managing Power Consumption in Networks on Chips

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 1, 2004, Pages 96-107

  Simunic, Tajana ^a,b   Boyd, Stephen P ^b   Glynn, Peter ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

Energy management; Low power; Regenerative stochastic processes; System analysis and design

Indexed keywords

LOW POWER; REGENERATIVE STOCHASTIC PROCESSES; SYSTEM ANALYSIS AND DESIGN;

ALGORITHMS; CLOSED LOOP CONTROL SYSTEMS; ELECTRIC POTENTIAL; ENERGY UTILIZATION; OPTIMIZATION; QUALITY OF SERVICE; RANDOM PROCESSES; SYSTEMS ANALYSIS;

MICROPROCESSOR CHIPS;

EID: 1342265504     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.820533     Document Type: Article

References (29)

1. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli, "Addressing the system-on-a-chip interconnect woes through communication-based design," in Proc. Design Automation Conf, 2001, pp. 667-672.
2. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. Design Automation Conf, 2001, pp. 684-689.
3. P. Guerrier and A. Greiner, "A generic architecture for on-chip packetswitched interconnections," in Proc. Design, Automation, Test in Europe, 2000, pp. 250-256.
4. K. Goossens, J. Merbergen, A. Peeters, and P. Wielage, "Networks on silicon: Combining best-effor and guaranteed services," in Proc. Design, Automation, Test in Europe, 2002, pp. 423-426.
5. International Technology Roadmap for Semiconductors, 2001.
6. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," in Proc. Design Automation Conf., 2002, pp. 600-605.
7. L. Benini and G. De Micheli, "Powering networks on chips," presented at the Int. Symp. System Synthesis, Invited Talk, Montreal, Canada, 2002.
8. M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, and J. Rabaey, "Design methodology of a low-energy reconfigurable single-chip dps system," J. VLSI Signal Processing, pp. 53-63, 2000.
9. SA-1110 Microprocessor Technical Reference Manual, Intel, 2000.
10. L. Benini, G. Paleologo, A. Bogliolo, and G. D. Micheli, "Policy optimization for dynamic power management," IEEE Trans. Computer-Aided Design, vol. 18, pp. 813-833, June 1999.
11. E. Chung, L. Benini, and G. De Micheli, "Dynamic power management for nonstationary service requests," in Proc. Design, Automation, Test Europe, 1999, pp. 77-81.
12. Q. Qiu, Q. Wu, and M. Pedram, "Dynamic power management in a mobile multimedia system with guaranteed quality-of-service," in Proc. Design Automation Conf., 2001, pp. 701-707.
13. T. Simunic, L. Benini, P. Glynn, and G. De Micheli, "Event-driven power management," IEEE Trans. Computer-Aided Design, vol. 20, pp. 840-857, July 2001.
14. T. Simunic and S. Boyd, "Managing power consumption in networks on chips," in Proc. Design, Automation, Test Europe, 2002, pp. 110-116.
15. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. Symp. Operating Systems Design Implementation. Nov. 1994, pp. 13-23.
16. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithms for dynamic speed-setting of a low-power CPU," in Proc. Int. Conf. Mobile Computing and Networking, Monterey, CA, Nov. 1995.
17. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," IEEE Foundations Comput. Sci., pp. 374-382, 1995.
18. I. Hong, M. Potkonjak, and M. Srivastava, "On-line scheduling of hard real-time tasks on variable voltage processor," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1998, pp. 71-77.
19. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. IEEE Int. Symp. Low-Power Electronics Design, 1998, pp. 197-202.
20. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in proc. Design Automation Conf., 1999, pp. 134-139.
21. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. IEEE Int. Symp. Low-Power Electronics Design, 2000, pp. 806-809.
22. Y. Zhang, X. Hu, and D. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. Design Automation Conf., 2002, pp. 130-135.
23. G. Quan and X. Hu, "Minimum energy fixed-priority scheduling for variable voltage processors," in Proc. Design, Automation, Test Europe, 2002, pp. 782-787.
24. D. Rakhmatov, S. Vrudhula, and C. Chakrabarti, "Battery-Conscious task sequencing for portable devices including voltage/clock scaling," in Proc. Design Automation Conf., 2002, pp. 333-337.
25. T. Pering, T. Burd, and R. Broderson, "Voltage scheduling in the IpARM microprocessor system," in Proc. IEEE Int. Symp. Low-Power Electronics Design, 2000, pp. 96-101.
26. A. Bavier, A. Montz, and L. Peterson, "Predicting MPEG execution times," in Proc. SIGMETRICS, 1998, pp. 131-140.
27. G. Varatkar and R. Marculescu, "Traffic analysis for on-chip networks design of multimedia applications," in Proc. Design Automation Conf., 2002, pp. 402-407.
28. S. Eliason, Maximum Likelihood Estimation. Newbury Park, CA: Sage, 1993.
29. S. Boyd and L. Vandenberghe, Convex Optimization. Palo Alto, CA: Stanford Univ., 2001, Lecture Notes.