Accurate models for estimating area and power of FPGA implementations

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2008, Pages 1417-1420

  Deng, Lanping ^a   Sobti, Kanwaldeep ^a   Chakrabarti, Chaitali ^a  

^a Arizona State University   (United States)

Author keywords

Area and power models; FPGA implementation; IP core; Regression analysis

Indexed keywords

AREA AND POWER MODELS; FPGA IMPLEMENTATION; IP CORE;

ACOUSTICS; INTERNET PROTOCOLS; NUMERICAL ANALYSIS; REGRESSION ANALYSIS; SIGNAL PROCESSING; SPACE RESEARCH; SPEECH;

CURVE FITTING;

EID: 51449120444     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2008.4517885     Document Type: Conference Paper

References (9)

1. J. Kim and et al., "TANOR: A tool for accelerating N-body simulations on reconfigurable platform," in Proceedings of FPL'07: International Conference On Field Programmable Logic And Applications, 2007, pp. 68 - 73.
2. M. Xu and F. Kurdahi, "Area and timing estimation for lookup table based FPGAs," in Proceedings of EDTC'96: the European conference on Design and Test, 1996, pp. 151-157.
3. R. Enzler and et al., "High-level area and performance estimation of hardware building blocks on FPGAs," in Proceedings of FPL'00: International Workshop on Field-Programmable Logic and Applications, 2000, pp. 525-534.
4. D. Chen and et al., "Low-power high-level synthesis for FPGA architectures," in Proceedings of ISLPED'03: International Symposium on Low Power Electronics and Design, 2003, pp. 134-139.
5. K. K. W. Poon and et al., "A flexible power model for FPGAs," in Proceedings of FPL'02: International Conference on Field-Programmable Logic and Applications, 2002, pp. 312-321.
6. A. Amira and S. Chandrasekaran, "Power modeling and efficient FPGA implementation of FHT for signal processing," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 286-295, March 2007.
7. P. A. Milder and et al., "Fast and accurate resource estimation of automatically generated custom DFT IP cores," in Proceedings of the International Symposium on Field Programmable Gate Arrays, 2006, pp. 211-220.
8. P. H. Sherrod, "Nonlinear Regression Analysis Program," 2005, http://www.nlreg.com/NLREG.pdf.
9. K. Sobti and et al., "Efficient function evaluations with lookup tables for structured matrix operations," in Proceedings of SiPS'07: IEEE Workshop on Signal Processing Systems, 2007, pp. 463 - 468.