Address assignment combined with scheduling in DSP code generation

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 225-230

  Choi, Yoonseo ^a   Kim, Taewhan ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Code Generation; Offset assignment; Scheduling

Indexed keywords

CODES (SYMBOLS); DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; SCHEDULING;

CODE GENERATION;

DIGITAL SIGNAL PROCESSING;

EID: 0036058079     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/513972.513975     Document Type: Conference Paper

References (13)

1. Storage assignment to decrease code size
2. Address code generation for digital signal processors
3. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems
4. Optimizing stack frame accesses for processors with restricted addressing modes
5. Storage assignment to decrease code size
6. Algorithm for address assignment in DSP Cod, generation
7. A uniform optimization technique for offset assignment problem
8. Analysis and evaluation of address arithmetic capabilities in custom DSP architectures
9. DSP address optimization using a minimum cost circulation technique
10. Storage assignment using expression tree transformation to generate compact and efficient DSP code
11. Scheduling-based code size reduction in processors with indirect addressing mode