-
1
-
-
0033334449
-
A Methodology for Correct-by-Construction Latency-Insensitive Design
-
L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. A Methodology for Correct-by-Construction Latency-Insensitive Design. In Proc. of IC-CAD, pages 309-315, 1999.
-
(1999)
Proc. of IC-CAD
, pp. 309-315
-
-
Carloni, L.P.1
McMillan, K.L.2
Saldanha, A.3
Sangiovanni-Vincentelli, A.L.4
-
2
-
-
0035441059
-
Theory of Latency-Insensitive Design
-
Sep
-
L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli. Theory of Latency-Insensitive Design. IEEE TCAD, 20(9): 1059-1076, Sep 2001.
-
(2001)
IEEE TCAD
, vol.20
, Issue.9
, pp. 1059-1076
-
-
Carloni, L.P.1
McMillan, K.L.2
Sangiovanni-Vincentelli, A.L.3
-
3
-
-
4043094135
-
Robust Interfaces for Mixed-Timing Systems
-
Aug
-
T. Chelcea and S. M. Nowick. Robust Interfaces for Mixed-Timing Systems. IEEE Trans. on VLSI Systems, 12(8):857-873, Aug 2004.
-
(2004)
IEEE Trans. on VLSI Systems
, vol.12
, Issue.8
, pp. 857-873
-
-
Chelcea, T.1
Nowick, S.M.2
-
4
-
-
30644462497
-
Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits
-
S. Dasgupta, D. Potop-Butucaru, B. Caillaud, and A. Yakovlev. Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits. ENTCS, 146:81-103, 2006.
-
(2006)
ENTCS
, vol.146
, pp. 81-103
-
-
Dasgupta, S.1
Potop-Butucaru, D.2
Caillaud, B.3
Yakovlev, A.4
-
5
-
-
0036149148
-
Technology Roadmap for Semiconductors
-
Jan
-
A. Allan et al. 2001 Technology Roadmap for Semiconductors. Computer, 35(1):42-53, Jan. 2002.
-
(2001)
Computer
, vol.35
, Issue.1
, pp. 42-53
-
-
Allan, A.1
-
6
-
-
2442653656
-
Interconnect Limits on Gigascale Integration (GSI) in the 21st Century
-
Mar
-
J. A. Davis et al. Interconnect Limits on Gigascale Integration (GSI) in the 21st Century. Proceedings of the IEEE, 89(3):305-324, Mar 2001.
-
(2001)
Proceedings of the IEEE
, vol.89
, Issue.3
, pp. 305-324
-
-
Davis, J.A.1
-
10
-
-
3042643298
-
Generalised Latency-Insensitive Systems for GALS Architectures
-
M. Singh and M. Theobald. Generalised Latency-Insensitive Systems for GALS Architectures. In Proc. of FMGALS, 2003.
-
(2003)
Proc. of FMGALS
-
-
Singh, M.1
Theobald, M.2
-
11
-
-
33750108896
-
Validating Families of Latency Insensitive Protocols
-
Nov
-
S. Suhaib, D. Mathaikutty, S. Shukla, and D. Berner. Validating Families of Latency Insensitive Protocols. IEEE Trans. on Computers, 55(11): 1391-1401, Nov 2006.
-
(2006)
IEEE Trans. on Computers
, vol.55
, Issue.11
, pp. 1391-1401
-
-
Suhaib, S.1
Mathaikutty, D.2
Shukla, S.3
Berner, D.4
|