-
2
-
-
0041610704
-
Threedimensional integration technology based on wafer bonding technique using micro-bumps
-
T. Matsumoto, and M. Koyanagi et al., "Threedimensional integration technology based on wafer bonding technique using micro-bumps," Int. Conf. on Solid State Devices and Materials, pp.1073-1074, 1995.
-
(1995)
Int. Conf. on Solid State Devices and Materials
, pp. 1073-1074
-
-
Matsumoto, T.1
Koyanagi, M.2
-
3
-
-
0005641218
-
-
T. Matsumoto, and M. Koyanagi et al., New three-dimensional wafer bonding technology using the adhesive injection method, Jpn. J. Appl. Phys., 1 (3B), pp.1217-1221, 1998.
-
T. Matsumoto, and M. Koyanagi et al., "New three-dimensional wafer bonding technology using the adhesive injection method," Jpn. J. Appl. Phys., 1 (3B), pp.1217-1221, 1998.
-
-
-
-
4
-
-
0032116366
-
Future system-on-silicon LSI chips
-
M. Koyanagi et al., "Future system-on-silicon LSI chips," IEEE MICRO, 18 (4), pp.17-22, 1998.
-
(1998)
IEEE MICRO
, vol.18
, Issue.4
, pp. 17-22
-
-
Koyanagi, M.1
-
6
-
-
33750592887
-
Three-Dimensional Integration Technology Based on Wafer Bonding with Vertical Buried Interconnections
-
M. Koyanagi et al., "Three-Dimensional Integration Technology Based on Wafer Bonding with Vertical Buried Interconnections," IEEE Trans. Electron Devices, Vol.53, No.11, pp.2799-2808, 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.11
, pp. 2799-2808
-
-
Koyanagi, M.1
-
7
-
-
50949092269
-
Sub-Atmospheric Chemical Vapor Deposition Process for Chip-to-Wafer 3-Dimensional Integration
-
H. Kikuchi, and Mitsumasa Koyanagi et al., "Sub-Atmospheric Chemical Vapor Deposition Process for Chip-to-Wafer 3-Dimensional Integration,". Int. Conf. on Solid State Devices and Materials, pp.490-491, 2006.
-
(2006)
Int. Conf. on Solid State Devices and Materials
, pp. 490-491
-
-
Kikuchi, H.1
Koyanagi, M.2
-
8
-
-
0033329320
-
Intelligent image sensor chip with three dimensional structure
-
H. Kurino, and M. Koyanagi et al., "Intelligent image sensor chip with three dimensional structure," IEDM, pp.879-882, 1999.
-
(1999)
IEDM
, pp. 879-882
-
-
Kurino, H.1
Koyanagi, M.2
-
9
-
-
0034453365
-
Three-dimensional shared memory fabricated using wafer stacking technology
-
K W. Lee, and M. Koyanagi, "Three-dimensional shared memory fabricated using wafer stacking technology," IEDM, pp.165-168, 2000.
-
(2000)
IEDM
, pp. 165-168
-
-
Lee, K.W.1
Koyanagi, M.2
-
10
-
-
0035054823
-
Neuromorphic vision chip fabricated using three-dimensional integration technology
-
M. Koyanagi et al., "Neuromorphic vision chip fabricated using three-dimensional integration technology," ISSCC, pp.270-271, 2001.
-
(2001)
ISSCC
, pp. 270-271
-
-
Koyanagi, M.1
-
11
-
-
33646922760
-
Three-dimensional processor system fabricated by wafer stacking technology
-
T. Ono, and Mitsumasa Koyanagi, "Three-dimensional processor system fabricated by wafer stacking technology," Proc, Int. Symp. on Low-Power and High-Speed Chips (COOL Chips V), pp.186-193, 2002.
-
(2002)
Proc, Int. Symp. on Low-Power and High-Speed Chips (COOL Chips
, vol.5
, pp. 186-193
-
-
Ono, T.1
Koyanagi, M.2
-
12
-
-
33646909559
-
New Three-Dimensional Integration Technology Using Self-Assembly Technique
-
T. Fukushima, and M. Koyanagi et al., "New Three-Dimensional Integration Technology Using Self-Assembly Technique ," IEDM, pp.359-362, 2005.
-
(2005)
IEDM
, pp. 359-362
-
-
Fukushima, T.1
Koyanagi, M.2
-
13
-
-
50249183988
-
New Three-Dimensional Integration Technology Based on Reconfigured Wafer-on-Wafer Bonding Technique
-
T. Fukushima, and M. Koyanagi et al., "New Three-Dimensional Integration Technology Based on Reconfigured Wafer-on-Wafer Bonding Technique," IEDM, pp.985-988, 2007.
-
(2007)
IEDM
, pp. 985-988
-
-
Fukushima, T.1
Koyanagi, M.2
|