Evolving redundant structures for reliable circuits - Lessons learned

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 455-462

  Djupdal, Asbjoern ^a   Haddow, Pauline C ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL EVOLUTION; LESSONS LEARNED; SEMICONDUCTOR TECHNOLOGIES;

COMPUTER NETWORKS; FAULT TOLERANT COMPUTER SYSTEMS; INTEGRATED CIRCUITS; QUALITY ASSURANCE; RELIABILITY; SEMICONDUCTOR DEVICE MANUFACTURE;

ADAPTIVE SYSTEMS;

EID: 50949093813     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.52     Document Type: Conference Paper

References (19)

1. Altera. Apex redundancy. http://www.altera.com/products/devices/apex/ features/apx-redundancy.html.
2. W. B. Culbertson, R. Amerson, R. J. Carter, P. Kuekes, and G. Snider. Defect tolerance on the teramac custom computer. In Proc. IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM), page 116, 1997.
3. A. Djupdal and P. C. Haddow. Yield enhancing defect tolerance techniques for FPGAs. In FPL 2007, 2007. Submitted to FPL 2007.
4. A. E. Eiben and J. E. Smith. Introduction to Evolutionary Computing. Springer, 2003.
5. P. C. Haddow, M. Hartmann, and A. Djupdal. Addressing the metric challange: Evolved versus traditional fault tolerant circuits. In Adaptive Hardware and Systems (AHS), 2007.
6. F. Hanchek and S. Dutt. Methodologies for tolerating cell and interconnect faults in FPGAs. IEEE Transactions on Computers, 47(1):15-33, 1998.
7. M. Hartmann and P. C. Haddow. Evolution of fault-tolerant and noise-robust digital designs. IEE Proceedings - Computers and Digital Techniques, 151(4):287-294, jul 2004.
8. F. Hatori, T. Sakurai, K. Nogami, K. Sawada, M. Takahashi, M. Ichida, M. Uchida, I. Yoshii, Y. Kawahara, T. Hibi, Y. Saeki, H. Muraoga, A. Tanaka, and K. Kanzaki. Introducing redundancy in field programmable gate arrays. In Proc. IEEE Custom Integrated Circuits Conference, pages 7.1.1-7.1.4, 1993.
9. H. Hemmi, J. Mizoguchi, and K. Shimohara. Development and evolution of hardware behaviors. In Artificial Life IV: Proc. 4th Int. Workshop Synthesis Simulation Living Syst., pages 371-376. MIT Press, 1994.
10. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. de Garis, and T. Furuya. Evolving hardware with genetic learning: a first step towards building a darwin machine. In Proc. 2nd int. conf. From animals to animats: simulation of adaptive behavior, pages 417-424, 1993.
11. ITRS. International technology roadmap for semiconductors. Technical report, ITRS, 2005.
12. I. Koren and Z. Koren. Defect tolerance in VLSI circuits: Techniques and yield analysis. Proceedings of the IEEE, 86(9):1819-1837, sep 1998.
13. J. Lach, W. H. Mangione-Smith, and M. Potkonjak. Low overhead fault-tolerant FPGA systems. IEEE Trans. Very Large Scale Integr. Syst., 6(2):212-221, 1998.
14. P. K. Lala. Self-Checking and Fault Tolerant Digital Design. Morgan Kaufmann Publishers, 2001.
15. N. J. Macias and L. J. K. Durbeck. Adaptive methods for growing electronic circuits on an imperfect synthetic matrix. Biosystems, 73(3):173-204, 2004.
16. J. F. Miller. Evolving a self-repairing, self-regulating, french flag organism. In Genetic and Evolutionary Computation (GECCO), pages 129-139, 2004.
17. J. F. Miller, D. Job, and V. K. Vassilev. Principles in the evolutionary design of digital circuits part i. Journal of Genetic Programming and Evolvable Machines, 1(1):8-35, 2000.
18. Xilinx. Xilinx virtex 5 overview. http://www.xilinx.com/products/virtex5/ index.htm.
19. A. J. Yu and G. G. F. Lemieux. Defect-tolerant FPGA switch block and connection block with fine-grain redundancy for yield enhancement. In Proc. Field Programmable Logic and Applications, pages 255-252, 2005.