Virtual design for technology exploration - A process design integration methodology for a fabless entity

Proceedings - 2008 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT

Volumn , Issue , 2008, Pages 125-130

  Chun, Christopher ^a   Corleto, Jose ^a   Nowak, Matt ^a   Radojcic, Riko ^a  

^a QUALCOMM INC   (United States)

Author keywords

Design methodology; Prediction methods; System analysis and design; Technology assessment; Technology forecasting

Indexed keywords

COMPETITION; ELECTRONICS INDUSTRY; INDUSTRIAL ECONOMICS; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; PROCESS DESIGN; TECHNOLOGY;

ARCHITECTURE LEVEL; CO-OPTIMIZATION; COMPETITIVE ADVANTAGES; DESIGN FLOWS; DESIGN INTEGRATIONS; DESIGN METHODOLOGY; DEVELOPMENT CYCLES; FABLESS; INTEGRATED CIRCUIT DESIGN; INTERNATIONAL CONFERENCES; PREDICTION METHODS; PROCESS TECHNOLOGIES; RAPID ESTIMATION; SYSTEM ANALYSIS AND DESIGN; TECHNOLOGY ASSESSMENT; TECHNOLOGY FORECASTING; USE MODELS; VIRTUAL DESIGN;

PROCESS ENGINEERING;

EID: 50849085976     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICDT.2008.4567261     Document Type: Conference Paper

References (13)

1. th European Solid State Device Research Conference, Montreox, Switzerland, Sep 2006
2. International Technology Roadmap for Semiconductors, 2007, Dec 2007
3. Mike Campbell, "Integrated Fabless Manufacturing - the technical and business model for the future", IEEE SW Test Workshop, 2006
4. Stuart Swan, "An Introduction to System Level Modeling in SystemC 2.0", a white paper for Open SystemC Initiative (OSCI), 2001
5. W. Zhao, Y. Cao, "New generation of predictive technology model for sub-45nm early design exploration," IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816-2823, November 2006..
6. Richard Goering, "Virtual prototype revived", EE Times, July 10,2006
7. J. Cong, Y. Fan, G. Han, W. Jiang, and Z. Zhang, "Platform-Based Behavior-Level and System-Level Synthesis," Proceedings of IEEE International SOC Conference, pp. 199-202, Austin, Texas, Sept. 2006..
8. Phillip Christie, "System-level performance analysis of advanced CMOS", ESSCIRC-ESSDERC, Grenoble, France, Sep 2005
9. V.H. Nguyen, P. Christie, "The impact of interstratal interconnect density on the performance of three-dimensional integrated circuits", Proceedings of the 2005 international, workshop on System level interconnect prediction, San Francisco, USA, April 2005.
10. Tejas Jhaveri, Vyacheslav Rovner, Larry Pileggi, Andrzej J. Strojwas, et al, "Maximization of Layout Printability/Manufacturability by Extreme Layout Regularity", Journal, of Micro/Nanolithography, MEMS, and MOEMS, Vol 6 (03)
11. Michael C. Smaylinga, Hua-yu Liub, Lynn Caib, "Low k1 Logic Design using Gridded Design Rules", SPIE Advanced Lithography Conference, Feb 2008
12. Papanicolaou, Antoni s Miranda, Miguel Marchai, Pol Dierickx, Bart Catthoor, Francky, "At Tape-out: Can System Yield in Terms of Timing/Energy Specifications Be Predicted", IEEE Custom Integrated Circuits Conference, Sept, 2007.
13. Miguel Miranda, "Variability Aware Timing/Energy Modeling of SoCs", tutorial at Design Automation and Test Europe, (DATE), Munich, Germany, Mar 2008