Microthreading a model for distributed instruction-level concurrency

Parallel Processing Letters

Volumn 16, Issue 2, 2006, Pages 209-228

  Jesshope, Chris ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

Chip multiprocessors; Concurrency; Dataflow; Microthreads; Scalability

Indexed keywords

CONCURRENCY CONTROL; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; SCHEDULING; STORAGE ALLOCATION (COMPUTER); SYNCHRONIZATION;

CHIP MULTIPROCESSORS; CONCURRENCY; DATAFLOW; MICROTHREADS; SCALABILITY;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 33746252934     PISSN: 01296264     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0129626406002587     Document Type: Article

References (32)

1. R W Hockney and C R Jesshope (1981) Parallel Computers, Adam Hilger Ltd., ISBN 0-85274-422-6.
2. R W Hockney and C R Jesshope (1988) Parallel Computers 2, Adam Hilger Ltd ISBN 0-85274-811-6, ISBN 0-85274-812-4 (Pbk).
3. D Levine, D Callahan and J Dongarra (1991) A comparative study of automatic vectorizingcompilers, Parallel Computing 17 (10-11): 1223-1244.
4. C R Jesshope (1982) Programming with a high degree of parallelism in FORTRAN, Comp. Phys.Comm., 26, pp237-246.
5. V B Muchnick and A V Shafarenko (1996) Data Parallel Computing: the Language Dimension,Thompson Publishing.
6. P Mattos (1984) The transputer, New Electronics, 17 (16) August 1984, pp4345.
7. M Homewood, D May, D Shepherd and R. Shepherd (1987) The IMS T800 Transputer, IEEE Micro, October 1987, pp10-26.
8. C Lazou (2002) The Japanese Earth Simulator: a challenge and an opportunity, Primeur monthly, http://www.hoise.com/primeur/02/articles/monthly/ CL-PR-06-02-1.html
9. J Burns and J Gaudiot (2001) Area and system clock effects on SMT/CMP processors, Intl Conf onParallel Architectures (PACT 01), pp211-221, IEEE.
10. R P Peterson et. al. (2002) Design of an 8-wide superscalar RISC microprocessor with simultaneousmultithreading, ISSC Digest and Visuals Supplement.
11. V Agarwal, H S Murukkathampoondi, S W Keckler, and D C Burger (2000) Clock rate versus IPC: The end of the road for conventional microarchictectures, Proc 27th International Symposium on ComputerArchitecture (ISCA), June, 2000.
12. I Par, M Powell and T Vijaykumar (2002) Reducing register ports for higher speed and lower energy, Proc. 35th annual ACM/IEEE international symposium on Microarchitecture, pp 171-182, ACM ISBN ISSN: 1072-4451, 0-7695-1859-1
13. S. Rixner, et al. (2000) Register organization for media processing, In Proceedings of the 6th International Symposium on High-Performance Computer Architecture (January 2000), pp 375386, IEEE.
14. A. Gupta and W. J. Dally (2005) Topology Optimization of Interconnection Networks, Computer Architecture Letters, Volume 4, July 2005.
15. D. Burger, S.W. Keckler, K.S. McKinley, et al. (2004) Scaling to the End of Silicon with EDGE Architectures, IEEE Computer, 37 (7), pp. 44-55, July, 2004.
16. S. Swanson, A. Schwerin, A. Petersen, M. Oskin and S. Eggers (2004) Threads on the Cheap: Multithreaded Execution in a WaveCache Processor, Proc WCED in conjunction with ISCA, at June 2004.
17. M. Bedford Taylor, W. Lee, J. Miller, et. al. (2004) Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proc ISCA, June 2004.
18. A Bolychevsky, C R Jesshope and V B Muchnick, (1996) Dynamic scheduling in RISC architectures, IEE Trans. E, Computers and Digital Techniques, 143, pp309-317.
19. C R Jesshope (2003) Multithreaded microprocessors evolution or revolution, Proc. ACSAC 2003: Advances in Computer Systems Architecture, Omondo and Sedukhin (Eds.), pp 21-45, Springer, LNCS2823 (Berlin, Germany), ISSN0302-9743, Aizu, Japan, 22-26 Sept 2003.
20. K. Bousias, N. M. Hasasneh and C. R. Jesshope (2006) Instruction-level parallelism through Microthreading - a scalable Approach to chip multiprocessors, The Computer Journal, 49 (2),pp211-233.
21. Computer Journal, 49 (2) pp211-233.
22. L Gwennap (1997) DanSoft develops VLIW design. Microproc. Report, 11, 2 (Feb. 17), 1822.
23. Y Solihin, J Lee and J Torrellas, (2003) Correlation Prefetching with a User-LevelMemory Thread, IEEE Trans. on Parallel and Distributed Systems, vol. 14, no. 6.
24. R Balasubramonian, S Dwarkadas, and D H Albonesi (2001) Dynamically allocating processorresources between nearby and distant ILP, Proc. Intl. Symp. on Computer Architecture
25. R Chappell, J Stark, S Kim, S Reinhardt, and Y Patt (1999) Simultaneous subordinate microthreading (SSMT), Proc. Intl. Symposium on Computer Architecture.
26. J Redstone, S J Eggers and H M Levy, (2000) An analysis of operatingsystem behavior on a simultaneous multithreaded architecture, Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
27. C Zilles and G Sohi (2001) Execution-based prediction using speculative slices, Proc. Intl.Symposium on Computer Architecture.
28. J Redstone, S Eggers and H Levy (2003) Mini-threads: increasing TLP on small-scale SMTprocessors, Proc 9th Intl. Symp. On High Performance Computer Architecture (HPCA-9), p19, IEEE.
29. R S Nikhil, G M Papadopoulos and Arvind (1992) *T: A multithreaded massively parallelarchitecture, Proc. Intl. Symposium on Computer Architecture.
30. T Ungerer, B Robic and J Silc, M (2002) Multithreaded Processors, The Computer Journal, 45 (3), pp320-348, British Computer Society.
31. S-B Scholz (2003) Single Assignment C - Efficient Support for High-Level Array Operations in a Functional Setting, Journal of Functional Programming, 13(6), pp1005-1059.
32. Bell, I, Hasasneh, N and Jesshope C R (2005) Microgrids and Micro-contexts: Support Structures for Microthread Scheduling and Synchronisation, to be published in [?] (Special issue and Proc. 1st MicroGrid Conference, Amsterdam, July 2005). Preprint located at: http://staff.science. uva.nl/jesshope/Papers/IJPP.pdf.