Multiple valued logic using 3-state quantum dot gate FETs

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2008, Pages 186-190

  Chandy, John A ^a   Jain, Faquir C ^a  

^a UNIVERSITY OF CONNECTICUT   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIPLE VALUED LOGICS; QUANTUM DOT;

DRAIN CURRENT; MANY VALUED LOGICS; MESFET DEVICES; NETWORKS (CIRCUITS); OPTICAL WAVEGUIDES; QUANTUM ELECTRONICS; SWITCHING CIRCUITS; SWITCHING THEORY;

LOGIC CIRCUITS;

EID: 50449095907     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2008.34     Document Type: Conference Paper

References (10)

1. F. C. Jain, E. Heller, S. Karmarkar, and J. Chandy, "Device and circuit modeling using novel 3-state quantum dot gate FETs," in Proceedings of International Semiconductor Device Research Symposium, Dec. 2007.
2. S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage," in Proceedings of International Electron Devices Meeting, pp. 521-524, Dec. 1995.
3. H. S. Hinton, An introduction to photonic switching fabrics. Plenum, 1993.
4. G. Yusa and H. Sakaki, "Trapping of photogenerated carriers by inas quantum dots and persistent photoconductivity in novel gaas/n-algaas field-effect transistor structures," Applied Physics Letters, vol. 70, pp. 345-347, Jan. 1997.
5. A. Rack, R. Wetzler, A. Wacker, and E. Scholl, "Bistability and hysteresis in self-organised quantum dot structures," in Proceedings of International Conference on the Physics of Semiconductors, 2002.
6. T. Hanyu and M. Kameyama, "A 200 MHz pipelined multiplier using 1.5 V-supply multiple valued MOS current-mode circuits with dual-rail source-coupled logic," IEEE Journal for Solid State Circuits, vol. 30, no. 11, 1995.
7. A. Raychowdhury and K. Roy, "A novel multiple-valued logic design using ballistic carbon nanotube FETs," in Proceedings of International Symposium on Multiple-Valued Logic, pp. 14-19, May 2004.
8. T. Baba and T. Uemura, "Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits," in Proceedings of International Symposium on Multiple-Valued Logic, pp. 7-12, 1998.
9. T. Uemura and T. Baba, "A three-valued d-flip-flop and shift registure using multiple junction surface tunnel transistors," in Proceedings of International Symposium on Multiple-Valued Logic, 2001.
10. U. Çilingiroglu and Y. Özelçi, "Multiple-valued static CMOS memory cell," IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 48, pp. 282-290, Mar. 2001.