On the influence of Boolean encodings in SAT-based ATPG for path delay faults

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2008, Pages 94-99

  Eggersglüß, Stephan ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DECISION THEORY; ELECTRIC FAULT CURRENTS; ENCODING (SYMBOLS); MANY VALUED LOGICS; RANDOM ACCESS STORAGE; SIGNAL FILTERING AND PREDICTION;

ENCODINGS; MULTIPLE VALUED LOGICS;

BOOLEAN FUNCTIONS;

EID: 50449090695     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2008.19     Document Type: Conference Paper

References (15)

1. G. Smith, "Model for delay faults based upon paths," in Int'l Test Conf., 1985, pp. 342-349.
2. K. Cheng and H. Chen, "Classification and identification of nonrobust untestable path delay faults." IEEE Trans. on CAD, vol. 15, no. 8, pp. 845-853, 1996.
3. J. Marques-Silva and K. Sakallah, "GRASP: A search algorithm for propositional satisfiability," IEEE Trans. on Comp., vol. 48, no. 5, pp. 506-521, 1999.
4. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in Design Automation Conf., 2001, pp. 530-535.
5. E. Goldberg and Y. Novikov, "BerkMin: a fast and robust SAT-solver," in Design, Automation and Test in Europe, 2002, pp. 142-149.
6. N. Eén and N. Sörensson, "An extensible SAT solver," in SAT 2003, LNCS, vol. 2919, 2004, pp. 502-518.
7. C. Chen and S. K. Gupta, "A satisfiability-based test generator for path delay faults in combinational circuits," in Design Automation Conf., 1996, pp. 209-214.
8. C.-J. Lin and S. Reddy, "On delay fault testing in logic circuits," IEEE Trans. on CAD, vol. 6, no. 5, pp. 694-703, 1987.
9. J. Kim, J. Whittemore, J. P. Marques-Silva, and K. Sakallah, "On applying incremental satisfiability to delay fault testing," in Design, Automation and Test in Europe, 2000, pp. 380-384.
10. K. Yang, K.-T. Cheng, and L.-C. Wang, "Trangen: a SAT-based ATPG for path-oriented transition faults," in ASP Design Automation Conf., 2004, pp. 92-97.
11. S. Eggersglüß, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, and J. Schloeffel, "Combining multi-valued logics in SAT-based ATPG for path delay faults," in ACM & IEEE Int'l Conf. on Formal Methods and Models for Codesign, 2007, pp. 181-187.
12. C. Ansòtegui and F. Manyà, "Mapping many-valued CNF formulas to Boolean CNF formulas," in Int'l Symp. on Multiple-Valued Logic, 2005, pp. 290-295.
13. G. Fey, J. Shi, and R. Drechsler, "Efficiency of multivalued encoding in SAT-based ATPG," in Int'l Symp. on Multiple-Valued Logic, 2006, pp. 25-30.
14. T. Larrabee, "Test pattern generation using Boolean satisfiability," IEEE Trans. on CAD, vol. 11, pp. 4-15, 1992.
15. E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis," University of Berkeley, Tech. Rep., 1992.