Efficiency of multi-valued encoding in SAT-based ATPG

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2006, Pages 25-

  Fey, Görschwin ^a   Shi, Junhao ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATIC TESTING; DIGITAL CIRCUITS; FORMAL LOGIC; MATHEMATICAL MODELS; PROBLEM SOLVING;

BOOLEAN SATISFIABILITY; MULTI-VALUED ENCODING; TWO-VALUED LOGIC;

ENCODING (SYMBOLS);

EID: 33751052525     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2006.39     Document Type: Conference Paper

References (17)

1. C. Ansòtegui and F. Manyà. Mapping many-valued CNF formulas to Boolean CNF formulas. In Int'l Symp. on Multi-Valued Logic, pages 290-295, 2005.
2. D. Brand. Verification of large synthesized designs. In Int'l Conf. on CAD, pages 534-537, 1993.
3. M. Breuer and A. Friedman. Diagnosis & reliable design of digital systems. Computer Science Press, 1976.
4. M. Davis, G. Logeman, and D. Loveland. A machine program for theorem proving. Comm. of the ACM, 5:394-397, 1962.
5. N. Eén and N. Sörensson. An extensible SAT solver. In SAT 2003, volume 2919 of LNCS, pages 502-518, 2004.
6. H. Fujiwara and T. Shimono. On the acceleration of test generation algorithms. IEEE Trans. on Comp., 32:1137-1144, 1983.
7. P. Goel. An implicit enumeration algorithm to generate test for combinational logic. IEEE Trans. on Comp., 30:215-222, 1981.
8. E. Goldberg and Y. Novikov. BerkMin: a fast and robust SAT-solver. In Design, Automation and Test in Europe, pages 142-149, 2002.
9. T. Larrabee. Test pattern generation using Boolean satisfiability. IEEE Trans. on CAD, 11:4-15, 1992.
10. J. Marques-Silva and K. Sakallah. GRASP - a new search algorithm for satisfiability. In Int'l Conf. on CAD, pages 220-227, 1996.
11. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In Design Automation Conf., pages 530-535, 2001.
12. J. Roth. Diagnosis of automata failures: A calculus and a method. IBM J. Res. Dev., 10:278-281, 1966.
13. E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, University of Berkeley, 1992.
14. J. Shi, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, and J. Schlöffel. PASSAT: Effcient SAT-based test pattern generation for industrial circuits. In IEEE Annual Symposium on VLSI, pages 212-217, 2005.
15. J. Shi, G. Fey, R. Drechsler, A. Glowatz, J. Schlöffel, and F. Hapke. Experimental studies on SAT-based test pattern generation for industrial circuits. In ASICON, pages 967-970, 2005.
16. P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. Combinational test generation using satisfiability. IEEE Trans. on CAD, 15:1167-1176, 1996.
17. P. Tafertshofer, A. Ganz, and K. Antreich. Igraine - an implication graph based engine for fast implication, justification, and propagation. IEEE Trans. on CAD, 19(8):907-927, 2000.