TranGen: A SAT-based ATPG for path-oriented transition faults

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 92-97

  Yang, Kai ^a   Cheng, Kwang Ting ^a   Wang, Li C ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY TESTING; FALSE-PATH PRUNING; GATE DELAY MODELS; MULTIPLE-DETECTION TRANSITION;

ALGORITHMS; BOOLEAN ALGEBRA; COMPUTER SIMULATION; MATHEMATICAL MODELS; TOPOLOGY;

DELAY CIRCUITS;

EID: 2442536097     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. J. A. Waicukauski; E. Lindbloom; B. K. Rosen; and V. S. Iyengar. "Transition Fault Simulation", IEEE Design and Testa, pp. 32-38, April 1987
2. A. K. Pramanick, S. M. Reddy. "On the Detection of Delay Faults", Proc. ITC, pp. 845-856, September 1988.
3. A. K. Pramanick, S. M. Reddy. "On the fault coverage of gate delay fault detecting tests", IEEE TCAD, Volume: 16 Issue: 1, pp. 78-94, January 1997
4. M. Nakao, et al. "Test Generation for Multiple-Threshold Gate-Delay Fault Model" Proc. ATS'01, pp. 244-249, 2001.
5. G. L. Smith. "Model for Delay Faults Based Upon Paths", Proc. ITC, pp. 342-349, September 1985.
6. C. J. Lin and S. M. Reddy. "On Delay Fault Testing in Logic Circuits", IEEE TCAD pp. 694-703, September 1987.
7. A. K. Majhi. et al. "On Test Coverage of Path Delay Faults", Proc. VLSI Design '96, pp. 418-421, 1996.
8. Kwang-Ting Cheng. "Transition Fault Simulation For Sequential Circuits", Proc. ITC, pp. 20-24, September 1992.
9. Yun Shao, I. Pormeranz, and S. M. Reddy. "On Generating High Quality Tests for Transiton Faults", Proc. 11th ATS, pp. 1-8, 2002.
10. W.-N. Li, S. M. Reddy, and S. Sahni. "On Path Selection in Combinational Logic Circuits", IEEE TCAD, vol.8, pp. 56-63, January 1989
11. A. K. Majhi, V. D. Agrawal, J. Jacob, and L. M. Patnaik, "Line Coverage of Path Delay Faults", IEEE Trans. on VLSI Systems, vol.8, no.5, pp.610-613, October 2000.
12. A. Murakmi, S. Kajihara, T. Sasao, R. Pomeranz, and S. M. Reddy, "Selection of potentially testable path delay faults for test generation", Proc. ITC pp.376-384, 2000
13. Yun Shao, S. M. Reddy, I. Pomeranz, and S. Kajihara, "On Selecting Paths in Scan Designs" IEEE European Test Workshop, 2002.
14. Manish Sharma, and Janak H. Patel, "Finding a Small Set of Longest Testable Paths that Cover Every Gate", Proc. ITC pp.974-982, 2002.
15. Wangqi Qiu, and D. M. H. Walker, "Finding a Small Set of Longest Testable Paths that Cover Every Gate", Proc. ITC, 2003.
16. Thomas H. Cormen, Charles E. Lesiserson, Ronald L. Rivest, Clifford Stein. Introduction to Algorithms. MIT Press; 2ed edition (September 1, 2001).
17. F. Lu, Li-C. Wang, and K-T. and Rie C-Y. Huang. "A Circuit SAT Solver with Signal Correlation Guided Learning", Proc. DATE 2003.
18. F. Lu, Li-C. Wang, and K-T. J. Moondanos, and H. Ziyad. "A Signal Correlation Guided ATPG Solver and Its Application for Solving Difficult Industrial Cases", Proc. ACM/IEEE DAC June 2003.
19. K-T. Cheng, and H-C. Chen. "Classification and Identification of Non-robust Untestable Path Delay Faults", IEEE TCAD, Vol: 15, pp. 845-853 August 1996.
20. S. Kajihara, K. Kinoshita, I. Pomeranz, and S. M. Reddy, "A Method for Identifying Robust Dependent and Functionally Unsensitizable Paths" Proc. VLSI Design 10th International Conf., 1997.
21. Yun Shao, S. M. Reddy, S. Kajihara, and I. Pomeranz, "An Efficient Method to Identify Untestable Path Delay Faults" Proc. Test Symposium, 10th Asian, 2001.
22. K. Fuchs, F. Fink, and M. H. Schulz, "DYNAMITE; An Efficient Automatic Test Pattern Generation System for Path Delay Faults", IEEE TCAD, Vol: 10, pp. 1323-1355 1991.
23. J.-J. Liou, A. Krstić, K.-T. Cheng, D. Mukherjee, and S Kundu, "Performance Sensitivity Analysis Using Statistical Methods and Its Applications to Delay Testing", Proc. ASP DAC, pp. 587-592, Jan 2000.
24. J.-J. Liou, L.-C. Wang, K.-T. Cheng, "On Theoretical and Practical Considerations of Path Selection For Delay Fault Testing", Proc. ICCAD, Nov. 2002.
25. J.-J. Liou, A. Krstić, L.-C. Wang, K.-T. Cheng, "False-Path-Aware Statistical Timing Analysis and Efficient Path Selection for Delay Testing and Timing Validation", Proc. DAC, June 2002.
26. Li-C. Wang, Angela Krstic, Kwang-Ting Cheng, Ray Mercer, Thomas Williams, Magdy Abadir. "Predicting Defect Level and Defect Detection Behavior: Logic Models Vs. Statistical Timing Defects", Proc. ITC 2003.