Implementation of polyphase decomposed FIR filters for interpolation and decimation using multiple constant multiplication techniques

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Volumn , Issue , 2006, Pages 924-927

  Gustafsson, Oscar ^a   Johansson, Kenny ^a   Johansson, Hakan ^a   Wanhammar, Lars ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC; ELECTRIC FILTERS; INTERPOLATION; WAVE FILTERS;

ASIA-PACIFIC; DECIMATION FILTERING; MATRIX-VECTOR MULTIPLICATION; MULTIPLE CONSTANT MULTIPLICATION; RESEARCH AREA; SINGLE RATE; SUBFILTERS;

FIR FILTERS;

EID: 50249184025     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APCCAS.2006.342212     Document Type: Conference Paper

References (21)

1. D. R. Bull and D. H. Horrocks, "Primitive operator digital filters," IEE Proc. G, vol. 138, pp. 401-412, June 1991.
2. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst.-II, vol. 42, no. 9, pp. 569-577, Sep. 1995.
3. M. Potkonjak, M. B. Shrivasta, and A. P. Chandrakasan, "Multiple constant multiplication: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Computer-Aided Design, vol. 15, pp. 151-161, Feb. 1996.
4. R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst.-II, vol. 43, no. 10, pp. 677-688, Oct. 1996.
5. R. Pasko, P. Schaumont, V. Derudder, S. Vernalde, and D. Durackova, "A new algorithm for elimination of common subexpressions," IEEE Trans. Computer-Aided Design Integrated Circuits, vol. 18, no. 1, pp. 58-68, Jan. 1999.
6. O. Gustafsson, H. Ohlsson, and L. Wanhammar, "Improved multiple constant multiplication using minimum spanning trees," in Proc. Asilomar Conf. Signals, Syst., Comp., Pacific Grove, CA, Nov. 7-10, 2004, pp. 63-66.
7. F. Xu, C.-H. Chang, and C.-C. Jong, "Contention resolution algorithm for common subexpression elimination in digital filter design," IEEE Trans. Circuits Syst.-II, vol. 52, no. 10, pp. 695-700, Oct. 2005.
8. Y. Voronenko and M. Püschel, "Multiplierless multiple constant multiplication," ACM Trans. Algorithms, 2006.
9. M. Bellanger, G. Bonnerot, and M. Coudreuse, "Digital filtering by polyphase network: application to sample rate alterations and filter banks," IEEE Trans. Acoust. Speech Signal Processing, vol. 24, pp. 109-114, April 1976.
10. P. P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice Hall, 1993.
11. L. Wanhammar and H. Johansson, Digital Filters, Linköping University, 2003.
12. A. G. Dempster and N. P. Murphy, "Efficient interpolators and filter banks using multiplier blocks," IEEE Trans. Signal Processing, vol. 48, no. 1, pp. 257-261, Jan. 2000.
13. O. Gustafsson and A. G. Dempster, "On the use of multiple constant multiplication in polyphase FIR filters and filter banks," in Proc. Nordic Signal Processing Symp., Espoo, Finland, June 9-11, 2004, pp. 53-56.
14. A. G. Dempster, O. Gustafsson, and J. O. Coleman, "Towards an algorithm for matrix multiplier blocks," in Proc. European Conf. Circuit Theory Design, Kraków, Poland, Sept. 1-4, 2003.
15. O. Gustafsson, H. Ohlsson, and L. Wanhammar, "Low-complexity constant coefficient matrix multiplication using a minimum spanning tree approach," in Proc. Nordic Signal Processing Symposium, Espoo, Finland, June 9-11, 2004, pp. 141-144.
16. M. D. Macleod and A. G. Dempster, "A common subexpression elimination algorithm for low-cost multiplierless implementation of matrix multipliers," Electronics Letters, vol. 40, no. 11, pp. 651-652, 2004.
17. N. Boullis and A. Tisserand, "Some optimizations of hardware multiplication by constant matrices," IEEE Trans. Computers, vol. 54, no. 10, pp. 1271-1282, Oct. 2005.
18. J. Vesma and T. Saramäki, "Optimization and efficient implementation of FIR filters with adjustable fractional delay," in Proc. IEEE Int. Symp. Circuits Syst., Hong Kong, June 9-12, 1997, vol. IV, pp. 2256-2259.
19. R. A. Hawley, B. C. Wong, T.-J. Lin, J. L. Laskowski, and H. Samueli, "Design techniques for silicon compiler implementations of high-speed FIR digital filters," IEEE J. Solid-State Circuits, vol. 31, pp. 656-667, May 1996.
20. S. S. Demirsoy, A. G. Dempster and I. Kale, "Power consumption behaviour of multiplier block algorithms," in Proc. IEEE Midwest Symp. Circuits Syst., Tulsa, OK, Aug. 4-7, 2002, vol. 3, pp. 1-4.
21. K. Johansson, O. Gustafsson, and L. Wanhammar, "A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity," in Proc. European Conf. Circuit Theory Design, Cork, Ireland, Aug. 28-Sept. 2, 2005, vol. 3, pp. 465-468.