On the use of multiple constant multiplication in polyphase FIR filters and filter banks

Report - Helsinki University of Technology, Signal Processing Laboratory

Volumn 46, Issue , 2004, Pages 53-56

  Gustafsson, Oscar ^a   Dempster, Andrew G ^b  

^a LINKÖPING UNIVERSITY   (Sweden)

^b UNIVERSITY OF WESTMINSTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DELAY CIRCUITS; FUNCTIONS; INTEGRATED CIRCUIT LAYOUT; INTERPOLATION; MATRIX ALGEBRA;

DELAY ELEMENTS; FILTER BANKS; MULTIPLE CONSTANT MULTIPLICATION (MCM); PASSBAND FILTERS;

FIR FILTERS;

EID: 11844277034     PISSN: 14586401     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst.-II, vol. 42, no. 9, pp. 569-577, Sep. 1995.
2. R. Pasko, P. Schaumont, V. Derudder, S. Vernalde, and D. Durackova, "A new algorithm for elimination of common subexpressions," IEEE Trans. Computer-Aided Design Integrated Circuits, vol. 18, no. 1, pp. 58-68, Jan. 1999.
3. M. Bellanger, G. Bonnerot, and M. Coudreuse, "Digital filtering by polyphase network: application to sample rate alterations and filter banks," IEEE Trans. Acoust. Speech Signal Processing, vol. 24, pp. 109-114, April 1976.
4. P. P. Vaidyanathan, Multirate Systems and Filter Banks, Prentice Hall, 1993.
5. L. Wanhammar and H. Johansson, Digital Filters, Linköping University, 2003.
6. A. G. Dempster and N. P. Murphy, "Efficient interpolators and filter banks using multiplier blocks," IEEE Trans. Signal Processing, vol. 48, no. 1, pp. 257-261, Jan. 2000.
7. A. G. Dempster, O. Gustafsson, and J. O. Coleman, "Towards an algorithm for matrix multiplier blocks," in Proc. European Conf. Circuit Theory-Design, Krakow, Poland, Sept. 1-4, 2003.
8. O. Gustafsson, H. Ohlsson, and L. Wanhammar, "Low-complexity constant coefficient matrix multiplication using a minimum spanning tree approach," in Proc. Nordic Signal Processing Symposium, Espoo, Finland, June 9-11, 2004.
9. J. Vesma and T. Saramäki, "Optimization and efficient implementation of FIR filters with adjustable fractional delay," in Proc. IEEE Int. Symp. Circuits Syst., Hong Kong, June 9-12, 1997, vol. IV, pp. 2256-2259.
10. R. A. Hawley, B. C. Wong, T.-J. Lin, J. L. Laskowski, and H. Samueli, "Design techniques for silicon compiler implementations of high-speed FIR digital filters," IEEE J. Solid-State Circuits, vol. 31, pp. 656-667, May 1996.
11. R. E. Crochiere and A. V. Oppenheim, "Analysis of linear digital networks," Proc. IEEE, vol. 63, pp. 581-595, April 1975.