Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 18-25

  Zhonghai, Lu ^a   Jantsch, Axel ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

AIR TRAFFIC CONTROL; DESIGN; ELECTRIC CURRENTS; ELECTRIC NETWORK TOPOLOGY; INDUSTRIAL APPLICATIONS; TELECOMMUNICATION; TIME DIVISION MULTIPLEXING;

CIRCUIT CONFIGURATIONS; COMPUTER-AIDED DESIGN; INTERNATIONAL CONFERENCES; LOGICAL NETWORKS; NETWORK ON CHIPS; SLOT ALLOCATION; TIME SLOTTING; VIRTUAL CIRCUITS;

NETWORKS (CIRCUITS);

EID: 50249181804     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397238     Document Type: Conference Paper

References (10)

1. K. Goossens, J. Dielissen, and A. Rǎdulescu, "The /Ethereal network on chip: Concepts, architectures, and implementations," IEEE Design and Test of Computers, vol. 22, no. 5, pp. 21-31, Sept-Oct 2005.
2. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, "Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip." in Proceedings of the Design Automation and Test in Europe Conference, February 2004.
3. T. Bjerregaard and J. Sparso, "A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip," in Proceedings of the Design, Automation and Test in Europe Conference, 2005, pp. 1226-1231.
4. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS architecture and design process for network on chip," The Journal of Systems Architecture, December 2003.
5. O. P. Gangwal, A. Rädulescu, K. Goossens, S. González Pestana, and E. Rijpkema, "Building predictable systems on chip: An analysis of guaranteed communication in the /Ethereal network on chip." in Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices, ser. Philips Research Book Series. P. van der Stok, Ed. Springer, 2005. vol. 3, ch. 1, pp. 1-36.
6. A. Hansson, K. Goossens, and A. Rǎdulescu, "A unified approach to constrained mapping and routing on network-on-chip architectures," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, Sept. 2005.
7. T. Marescaux. B. Bricke. P. Debacker. V. N. Nollet, and H. Corporaal, "Dynamic time-slot allocation for QoS enabled networks on chip," in Proc. of the IEEE 3rd Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEdia'05), September 2005, pp. 47-52.
8. S. Stuijk, T. Basten, M. Geilen, A. H. Ghamarian, and B. Theelen, "Resource-efficient routing and scheduling of time-constrained networkon-chip communication." in Proceedings of the 9th Euromicro Conference on Digital System Design, Aug. 2006.
9. E. Nilsson and J. Öberg, "Reducing peak power and latency in 2D mesh NoCs using globally pseudochronous locally synchronous clocking," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, September 2004.
10. J. T. Brassil and R. L. Cruz, "Bounds on maximum delay in networks with deflection routing," IEEE Transactions on Parallel and Distributed Systems, vol. 6. no. 7, pp. 724-732, July 1995.