Skew insensitive physical links for network on chip

2006 1st International Conference on Nano-Networks and Workshops, Nano-Net

Volumn , Issue , 2006, Pages

  Mangano, Daniele ^a   Locatelli, Riccardo ^b   Scandurra, Alberto ^a   Pistritto, Carlo ^a   Coppola, Marcello ^b   Fanucci, Luca ^c   Vitullo, Francesco ^c   Zandri, Dario ^c  

^a HPC on Chip Communication Systems (OCCS)

^b STMICROELECTRONICS   (France)

^c UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; COMPUTER ARCHITECTURE; ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS;

COMPUTER NETWORK TECHNOLOGY; CURRENT SYSTEMS; INTERCONNECT ARCHITECTURES; INTERNATIONAL CONFERENCES; MESOCHRONOUS; NANO-NET; NANO-NETWORKS; NETWORK ON CHIPS; NETWORK-ON-CHIP; PHYSICAL DIMENSIONS; PHYSICAL LINK;

TECHNOLOGY;

EID: 50149097340     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANONET.2006.346236     Document Type: Conference Paper

References (15)

1. L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm", Computer, 35(1): 70-78, Jan. 2002.
2. M. Coppola, C. Pistritto, R. Locatelli and A. Scandurra STNoC™: An Evolution Towards MPSoC Era", NoC Workshop, march2006, DATE 2006.
3. M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, A. Scandurra. Spidergon: a novel on-chip communication network, A.Page(s): 15 Digital Object Identifier 10.1109/ISSOC.2004.1411133, SoC 2004, Tampere, November 2004.
4. W. J. Dally, J. W. Poulton, Digital Systems Engineering. Cambridge University Press, 1998.
5. F. Mu, C. Svensson, Self-Tested Self-Synchronization circuit for mesochronous clocking. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Feb. 2001, Vol. 48 No. 2, pp. 129-141
6. B. Mesgarzadeh, C. Svensson, A. Alvandpour, A new mesochronous clocking scheme for synchronization in SoC, Proc. the ISCAS, 2002, pp. 605-609.
7. Edman, C. Svensson, Timing closure through globally synchronous, timing portioned design methodology. Design Automation Conference, 41st Conference on (DAC04), 2004, pp. 71-74.
8. S. Kim, R Sridhar, Self-timed mesochronous interconnections for high-speed VLSI systems. 6 Great Lake Symposium on VLSI (glsvlsi), 1996, pp.122-128.
9. M.R. Greenstreet, Implementing a STARI chip. 1995 International Conference on Computer Design (ICCD '95), 1995, p. 3
10. A. Davis and S.M. Nowick, "An Introduction to Asynchronous Circuit Design", Technical Report UUCS-97-013, Computer Science Department, University of Utah, Sep. 1997.
11. W.J. Bainbridge, W.B. Toms, D.A. Edwards, S.B. Furber, "Delay-Insensitive, Point-to-Point Interconnect using m-of-n Codes", Proc. IEEE Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC'03).
12. T. Verhoeff, "Delay-insensitive codes: an overview", Distributed Computing, 3(1): 1-8, 1988.
13. S.B. Furber et al., "A Power-Efficient Duplex Communication System", Proceedings of Int. Workshop on Asynchronous Interfaces: Tools, techniques, and implementations (AINT'2000).
14. J. Sparso, "Future networks-on-chip; will they be Synchronous or Asynchronous?" SSoCC'04, 13-14 Apr. 2004.
15. L.P. Carloni, K.L. McMillan, A. Saldanha, and A.L. Sangiovanni- Vincentelli. A Methodology for Correct-by-Construction Latency-Insensitive Design. The Proceedings of the International Conference on Computer-Aided Design, UC Berkeley, Cadence Design Laboratories, 7, November, 1999.