FDP: Fault detection probability function for analog circuits

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 17-20

  Khouas, Abdelhakim ^a   Derieux, Anne ^a  

^a UNIVERSITÉ PARIS DESCARTES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG FAULT DETECTIONS; ANALOG INTEGRATED CIRCUIT; DECISION PROBLEMS; DETECTION PROBABILITIES; PHYSICAL PARAMETERS; PROCESS VARIATION; SIMULATED PERFORMANCE; TOLERANCE INTERVAL;

ANALOG CIRCUITS; LINEAR INTEGRATED CIRCUITS;

FAULT DETECTION;

EID: 50049118538     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922157     Document Type: Conference Paper

References (11)

1. Linda Milor. A Tutorial Iintroduction,to Research on Analog and Mixed-Signal Circuit Testing IEEE Trans, on Circuits and Systems-II: Analog and Digital Signal Processing, 45(10): 1389-1407, October 1998.
2. Bapiraju Vinnakota. Analog and Mixed-Signal Test. Prentice HALL PTR. Upper Saddle River, NJ 07458. 1998.
3. Naveena Nagi, Abhijit Chatterjee, Ashok Balivada, and Jacob A. Abraham. Fault-Based Automatic Test Generator for Linear Analog Circuits. In Proc IEEE International Conference on Computer-Aided-Design, pages 88-91, 1993.
4. Georges Gielen. Zhihua Wang, and Willy Sansen. Fault Detection and Imput Stimulus Determination for the Testing of Analog Integrated Circuits Based on Power-Supply Current Monitoring. In Proc. IEEE International Conference on Computer-Aided-Design. pages 495-498, 1999.
5. Zwolinski M. Spinks S.J. Chalk CD and Bell I.M. Generation and Verification of Tests for Analogue Circuits Subject to Process Parameter Deviations. In IEEE Int. Syrup. Defect and Fault Tolerance in VLSI Systems. Paris. France, October 1997.
6. Giri Devarayanadurg, Mani Soma, Prashant Goteti, and D. Huynh. Test set selevtion for structural faults in analog ic's IEEE Trans. Computer-Aided Design, 18(7):1026-1039, July 1999.
7. Michael W. Tian and C.-J. Richard Shi. Worst-case analysis of linear analog circuits using sensitivity bands. In Proc IEEE International Symposium on Circuits and Systems, volume 6. pages 110113.1998.
8. Abdessatar Abderrahman. Eduard Cerny and Bozena Kaminska. Worst case tolerance analysis and clp-based multifrequency test generation for analog circuits IEEE Trans. Computer-Aided Design. 18(3):332-345, March 1999.
9. A. Khouas and A. Derieux. Speed-up of high accurate analog test stimulus optimization. In Proc. International Test Conference, pages 230-236. September 1999.
10. H. Aboushady, M. Dessouky, E. de Lira Mendes, and P. Loumeau. A third-order current-mode continuous-time sigma-delta modulator. In Proc. IEEE International Conference on Electronics, Circuits, and Systems. September 1999.
11. C. Toumazou. J. B. Hughes, and N. C. Battersby. SWITCHED-CURRENTS an analogue technique for digital technology. Peter Peregrinus Ltd. on behalf of the Institution of Electrical Engineers. London. United Kingdom. 1993.