Coffee: COmpiler framework for energy-aware exploration

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4917 LNCS, Issue , 2008, Pages 193-208

  Raghavan, Praveen ^a,b   Lambrechts, Andy ^a,b   Absar, Javed ^a,b,c   Jayapala, Murali ^a   Catthoor, Francky ^a,b   Verkest, Diederik ^a,b,d  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c STMICROELECTRONICS   (Singapore)

^d VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CHLORINE COMPOUNDS; CONSERVATION; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; ENERGY CONVERSION; ENERGY EFFICIENCY; ENERGY POLICY; ESTIMATION; HIGH PERFORMANCE LIQUID CHROMATOGRAPHY; MOBILE DEVICES; PROCESS DESIGN; PROCESS ENGINEERING; PROGRAM COMPILERS; TELECOMMUNICATION EQUIPMENT;

ABSTRACTION LEVELS; APPLICATION CODES; ARCHITECTURE EXPLORATION; CYCLE COUNTING; DESIGN PROCESSES; EMBEDDED ARCHITECTURES; ENERGY CONSUMPTION; ENERGY ESTIMATES; ENERGY MODELING; ENERGY-AWARE; ENERGY-AWARE DESIGN; ENERGY-EFFICIENT; EXPLORATION TOOLS; INTERNATIONAL CONFERENCES; LOW POWERS; PROCESSOR ARCHITECTURES; RETARGETABLE COMPILERS; SOURCE LEVELS; SOURCE-LEVEL TRANSFORMATIONS; SUPPORT ENERGY; TWO-STATE; UNIFIED FRAMEWORK;

ARCHITECTURAL DESIGN;

EID: 50049098025     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-77560-7_14     Document Type: Conference Paper

References (23)

1. Trimaran: An Infrastructure for Research in Instruction-Level Parallelism (1999), http://www.trimaran.org
2. Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. IEE Computer Magazine 35(2), 59-67 (2002)
3. Ascia, G., Catania, V., Palesi, M., Patti, D.: Epic-explorer: A parameterized VLIW-based platform framework for design space exploration. In: Proc of ESTIMedia, pp. 3-4 (2003)
4. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc of ISCA, pp. 83-94 (June 2000)
5. SUIF2 Compiler System (2001), http://suif.stanford.edu
6. Cohen, A., Sigler, M., Girbal, S., Temam, O., Parello, D., Vasilache, N.: Facilitating the search for compositions of program transformations. In: Proc of ICS, pp. 151-160 (2005)
7. Gordon-Ross, A., Cotterell, S., Vahid, F.: Exploiting fixed programs in embedded systems: A loop cache example. In: Proc of IEEE Computer Architecture Letters (January 2002)
8. Jayapala, M., Barat, F., Vander Aa, T., Catthoor, F., Corporaal, H., Deconinck, G.: Clustered loop buffer organization for low energy VLIW embedded processors. IEEE Transactions on Computers 54(6), 672-683 (2005)
9. Starcore DSP Techology, SC140 DSP Core Reference Manual (June 2000), http://www.starcore-dsp.com
10. Texas Instruments, Inc. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (May 2006), http://focus.ti.com/docs/apps/catalog/resources/ appnoteabstract.jhtml?abstractName=spru732b
11. Vander Aa, T., Jayapala, M., Barat, F., Deconinck, G., Lauwereins, R., Catthoor, E., Corporaal, H.: Instruction buffering exploration for low energy VLIWs with instruction clusters. In: Proc. of ASPDAC 2004, Yokohama, Japan (January 2004)
12. Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D.: Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors. In: Proc of DATE (2006)
13. Schuster, T., Bougard, B., Raghavan, P., Priewasser, R., Novo, D., Vanderperre, L., Catthoor, F.: Design of a low power pre-synchronization asip for multimode sdr terminals. In: Proc. of SAMOS (2007)
14. Baron, M.: Cortex a8:high speed, low power. In Microprocessor Report (October 2005)
15. Rixner, S., Dally, W.J., Khailany, B., Mattson, P.R., Kapasi, U.J., Owens, J.D.: Register organization for media processing. In: HPCA. pp. 375-386 (January 2000)
16. Gangawar, A., Balakrishnan, M., Kumar, A.: Impact of intercluster communication mechanisms on ilp in clustered VLIW architectures. In: ACM TODAES, pp. 1-29 (2007)
17. Girbal, S., Vasilache, N., Bastoul, C., Cohen, A., Parello, D., Sigler, M., Temam, O.: Semiautomatic composition of loop transformations for deep parallelism and memory hierarchies. International Journal of Parallel Programming, 261-317 (October 2006)
18. Faraday Technology, Corporation Faraday UMC 90nm RVT Standard Cell Library (2007), http://www.faraday-tech.com
19. Synopsys, Inc. Design Compiler User Guide (2006)
20. Cadence, Inc. Cadence SoC Encounter User Guide (2006)
21. Synopsys, Inc. Prime Power User Guide (2006)
22. Holma, H., Toskala, A.: WCDMA for UMTS: Radio Access for Third Generation Mobile Communications. John Wiley, Chichester (2001)
23. Lin, Y., Lee, H., Woh, M., Harel, Y., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K.: SODA: A low-power architecture for software radio. In: Proc of ISCA (2006)