Synthesis of fault-tolerant embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1117-1122

  Eles, Petru ^a   Izosimov, Viacheslav ^a   Pop, Paul ^b   Peng, Zebo ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

^b TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; OPTIMIZATION; QUALITY ASSURANCE; RELIABILITY; TESTING; TIMING CIRCUITS;

ACTIVE REPLICATION; CHECK-POINTING; DESIGN OPTIMIZATION; FAULT-TOLERANT; FAULT-TOLERANT HARD REAL-TIME SYSTEMS; GRAPH REPRESENTATIONS; OPTIMAL PLACEMENTS; ROLLBACK-RECOVERY; SYSTEM SYNTHESIS; TIMING CONSTRAINTS; TRANSIENT FAULTS;

REAL TIME SYSTEMS;

EID: 49849097900     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484825     Document Type: Conference Paper

References (29)

1. A. Bertossi, L. Mancini, "Scheduling Algorithms for Fault-Tolerance in Hard - Real Time Systems", Real Time Systems Journal, 7(3), 229-256, 1994.
2. A. Burns, R.I. Davis, S. Punnekkat, "Feasibility Analysis for Fault-Tolerant Real-Time Task Sets", Euromicro Worksh. on Real-Time Systems, 29-33, 1996.
3. P. Chevochot, I. Puaut, "Scheduling Fault-Tolerant Distributed Hard -Real Time Tasks Independently of the Replication Strategies", RealTime Comp. Syst. and Appl. Conf., 356-363, 1999.
4. J. Conner, Y. Xie, M. Kandemir, G. Link, R. Dick, "FD-HGAC: A Hybrid Heuristic/Genetic Algorithm Hardware/Software Co-synthesis Framework with Fault Detection", ASP-DAC Conf., 709-712, 2005.
5. C. Constantinescu, "Trends and Challanges in VLSI Circuit Reliability", IEEE Micro, 23(4), 14-19, 2003.
6. B. P. Dave, N. K. Jha, "COFTA: Hardware-Software Co-Synthesis of Heterogeneous Distributed Embedded System for Low Overhead Fault Tolerance", IEEE Trans. on Computers, 48(4), 417-441, 1999.
7. P. Eles, K. Kuchcinski, Z. Peng, P. Pop, A. Doboli, "Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems", DATE Conf, 132-138, 1998.
8. P. Eles, A. Doboli, P. Pop, Z. Peng, "Scheduling with Bus Access Optimization for Distributed Embedded Systems", IEEE Trans. on VLSI Syst., 8(5), 472-491, 2000.
9. E. N. Elnozahy, L. Alvisi, Y. M. Wang, D. B. Johnson, "A Survay of Rollback-Recovery Protocols in Message-Passing Systems", ACM Computing Surveys, 34(3), 375-408, 2002.
10. FlexRay Consortium, "FlexRay Protocol Specification", Ver. 2.0, 2004.
11. A. Girault, H. Kalla, M. Sighireanu, Y. Sorel, "An Algorithm for Automatically Obtaining Distributed and Fault-Tolerant Static Schedules", Int. Conf. on Dependable Syst. and Netw., 159-168, 2003.
12. C. C. Han, K. G. Shin, and J. Wu, "A Fault-Tolerant Scheduling Algorithm for Real-Time Periodic Tasks with Possible Software Faults", IEEE Trans. on Computers, 52(3), 362-372, 2003.
13. V. Izosimov, P. Pop, P. Eles, and Z. Peng, "Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems", DATE Conf., 864-869, 2005.
14. V. Izosimov, P. Pop, P. Eles, Z. Peng, "Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-offs for Distributed Embedded Systems", DATE Conf., 706-711, 2006.
15. V. Izosimov, P. Pop, P. Eles, Z. Peng, "Synthesis of Fault-Tolerant Embedded Systems with Checkpointing and Replication", IEEE Intl. Worksh. on Electron. Design, Test & Appl. (DELTA), 440-447, 2006.
16. V. Izosimov, P. Pop, P. Eles, Z. Peng, "Mapping of Fault-Tolerant Applications with Transparency on Distributed Embedded Systems", Euromicro Conf. on Digital System Design (DSD), 313-320, 2006.
17. V. Izosimov, P. Pop, P. Eles, Z. Peng, "Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Time Constraints", DATE Conf, 2008.
18. Jie Xu, B. Randell, "Roll-Forward Error Recovery in Embedded RealTime Systems", Int. Conf. on Parallel and Distr. Syst., 414-421, 1996.
19. N. Kandasamy, J. P. Hayes, B. T. Murray, "Transparent Recovery from Intermittent Faults in Time-Triggered Distributed Systems", IEEE Trans. on Computers, 52(2), 113-125, 2003.
20. N. Kandasamy, J. P. Hayes, B. T. Murray, "Dependable Communication Synthesis for Distributed Embedded Systems", Computer Safety, Reliability and Security Conf., 275-288, 2003
21. H. Kopetz, H. Kantz, G. Grunsteidl, P. Puschner, J. Reisinger, "Tolerating Transient Faults in MARS", 20th Int. Symp. on Fault-Tolerant Computing, 466-473, 1990.
22. H. Kopetz, R. Obermaisser, P. Peti, N. Suri, "From a Federated to an Integrated Architecture for Dependable Embedded Real-Time Systems", Tech. Rep. 22, TU Vienna, 2003.
23. H. Kopetz, G. Bauer, "The Time-Triggered Architecture", Proceedings of the IEEE, 91(1), 112-126, 2003.
24. F. Liberato, R. Melhem, and D. Mosse, "Tolerance to Multiple Transient Faults for Aperiodic Tasks in Hard Real-Time Systems", IEEE Trans. on Computers, 49(9), 906-914, 2000.
25. C. Pinello, L. P. Carloni, A. L. Sangiovanni-Vincentelli, "Fault-Tolerant Deployment of Embedded Software for Cost-Sensitive Real-Time Feedback-Control Applications", DATE, 1164-1169, 2004.
26. S. Poldena, "Fault Tolerant Systems - The Problem of Replica Dterminism", Kluwer, 1996.
27. S. Punnekkat, A. Burns, R. Davis, "Analysis of Checkpointing for Real-Time Systems", Real-Time Systems Journal, 20(1), 83-102, 2001.
28. Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, and M.J. Irwin, "Reliability-Aware Co-synthesis for Embedded Systems", Proc. 15th IEEE Intl. Conf. on Appl.-Spec. Syst., Arch. and Proc., 41-50, 2004.
29. Ying Zhang and K. Chakrabarty, "A Unified Approach for Fault Tolerance and Dynamic Power Management in Fixed-Priority Real-Time Embedded Systems", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 25(1), 111-125, 2006.