메뉴 건너뛰기




Volumn , Issue , 2005, Pages 170-175

Partitioning-based approach to fast on-chip decap budgeting and minimization

Author keywords

Decoupling Capacitor; IR drop; On Chip Power Grid Networks

Indexed keywords

ALGORITHMS; CAPACITANCE; CAPACITORS; COMPUTER WORKSTATIONS; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; TIME DOMAIN ANALYSIS; VLSI CIRCUITS;

EID: 27944470412     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065627     Document Type: Conference Paper
Times cited : (41)

References (12)
  • 2
    • 0030704451 scopus 로고    scopus 로고
    • Power supply noise analysis methodology for deep-submicron VLSI chip design
    • H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf. (DAC), 1997, pp. 638-643.
    • (1997) Proc. Design Automation Conf. (DAC) , pp. 638-643
    • Chen, H.H.1    Ling, D.D.2
  • 3
    • 16244415873 scopus 로고    scopus 로고
    • Fast flip-chip power grid analysis via locality and grid shells
    • Nov.
    • E. Chiprout, "Fast flip-chip power grid analysis via locality and grid shells," in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov. 2004, pp. 485-488.
    • (2004) Proc. Int. Conf. on Computer Aided Design (ICCAD) , pp. 485-488
    • Chiprout, E.1
  • 7
    • 0034463485 scopus 로고    scopus 로고
    • On-chip decoupling capacitor optimization using architectural level current signature prediction
    • M. Pant, P. Pant, and D. Wills, "On-chip decoupling capacitor optimization using architectural level current signature prediction," in Proc. IEEE Midwest Symp. Circuits and Systems, 2000, pp. 772-775.
    • (2000) Proc. IEEE Midwest Symp. Circuits and Systems , pp. 772-775
    • Pant, M.1    Pant, P.2    Wills, D.3
  • 9
    • 0036179950 scopus 로고    scopus 로고
    • Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
    • Jan.
    • C. K. S. Zhao, K. Roy, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81-92, Jan. 2002.
    • (2002) IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems , vol.21 , Issue.1 , pp. 81-92
    • Zhao, C.K.S.1    Roy, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.