-
1
-
-
0035212317
-
IC power distribution challeges
-
S. Bobba, T. Thorp, K. Aingaran, and D. Liu, "IC power distribution challeges," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2001, pp. 643-650.
-
(2001)
Proc. Int. Conf. on Computer Aided Design (ICCAD)
, pp. 643-650
-
-
Bobba, S.1
Thorp, T.2
Aingaran, K.3
Liu, D.4
-
2
-
-
0030704451
-
Power supply noise analysis methodology for deep-submicron VLSI chip design
-
H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf. (DAC), 1997, pp. 638-643.
-
(1997)
Proc. Design Automation Conf. (DAC)
, pp. 638-643
-
-
Chen, H.H.1
Ling, D.D.2
-
3
-
-
16244415873
-
Fast flip-chip power grid analysis via locality and grid shells
-
Nov.
-
E. Chiprout, "Fast flip-chip power grid analysis via locality and grid shells," in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov. 2004, pp. 485-488.
-
(2004)
Proc. Int. Conf. on Computer Aided Design (ICCAD)
, pp. 485-488
-
-
Chiprout, E.1
-
5
-
-
2442603407
-
A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery
-
Jan.
-
J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2004, pp. 505-510.
-
(2004)
Proc. Asia South Pacific Design Automation Conf. (ASPDAC)
, pp. 505-510
-
-
Fu, J.1
Luo, Z.2
Hong, X.3
Cai, Y.4
Tan, S.X.-D.5
Pan, Z.6
-
6
-
-
0033099622
-
Multilevel hypergraph partitioning: Application in VLSI domain
-
March
-
G. Karypis, R. Aggarwal, and V. K. S. Shekhar, "Multilevel hypergraph partitioning: application in VLSI domain," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 7, no. 1, pp. 69-79, March 1999.
-
(1999)
IEEE Trans. on Very Large Scale Integration (VLSI) Systems
, vol.7
, Issue.1
, pp. 69-79
-
-
Karypis, G.1
Aggarwal, R.2
Shekhar, V.K.S.3
-
7
-
-
0034463485
-
On-chip decoupling capacitor optimization using architectural level current signature prediction
-
M. Pant, P. Pant, and D. Wills, "On-chip decoupling capacitor optimization using architectural level current signature prediction," in Proc. IEEE Midwest Symp. Circuits and Systems, 2000, pp. 772-775.
-
(2000)
Proc. IEEE Midwest Symp. Circuits and Systems
, pp. 772-775
-
-
Pant, M.1
Pant, P.2
Wills, D.3
-
8
-
-
0041589396
-
Random walks in a supply network
-
H. F. Qian, S. R. Nassif, and S. S. Sapatnekar, "Random walks in a supply network," in Proc. Design Automation Conf. (DAC), 2003, pp. 93-98.
-
(2003)
Proc. Design Automation Conf. (DAC)
, pp. 93-98
-
-
Qian, H.F.1
Nassif, S.R.2
Sapatnekar, S.S.3
-
9
-
-
0036179950
-
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
-
Jan.
-
C. K. S. Zhao, K. Roy, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 1, pp. 81-92, Jan. 2002.
-
(2002)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, vol.21
, Issue.1
, pp. 81-92
-
-
Zhao, C.K.S.1
Roy, K.2
-
11
-
-
0344089095
-
Optimal decoupling capacitor sizing and placement for standard cell layout designs
-
April
-
H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard cell layout designs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 4, April 2003.
-
(2003)
IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems
, vol.22
, Issue.4
-
-
Su, H.1
Sapatnekar, S.S.2
Nassif, S.R.3
|