An effective capacitance based driver output model for on-chip RLC interconnects

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 376-381

  Agarwal, Kanak ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a NONE

Author keywords

Design; Performance

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC LINES; INTERCONNECTION NETWORKS;

INDUCTIVE EFFECTS;

MICROPROCESSOR CHIPS;

EID: 0043136706     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775931     Document Type: Conference Paper

References (11)

1. Arunachalam, F. Dartu, and L.T. Pileggi, "CMOS gate delay models for general RLC loading," Int. Conf. Computer Design, 1997, pp. 224-229.
2. H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990.
3. F. Dartu, N. Menezes, and L.T. Pileggi, "Performance computation for pre-characterized CMOS gates with RC loads," IEEE Trans. CAD, 15, (May 1996), pp. 544-553.
4. A. Deutsch et al., "When are transmission line effects important for on-chip interconnections?" IEEE Trans. on Microwave Theory and Techniques, 45, (Oct. 1997), 1836-1846.
5. Y. Ismail, E. Friedman, and J. Neves, "Performance criteria for evaluating the importance of on-chip inductance," Int. Symp. Circuits and Systems, 1998, pp. 244-247.
6. C.V. Kashyap and B.L. Krauter, "A realizable driving point model for on-chip interconnect with inductance," Design Automation Conference, 2000, pp. 190-195.
7. B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," Custom Integrated Circuits Conference, 1999, pp. 445 -452.
8. S. Lin, N. Chang, and O.S. Nakagawa, "Quick on-chip self and mutual inductance screen," Int. Symp. Quality Electronic Design, 2000, pp. 513-520.
9. P.R. O'Brien and T.L. Savarino, "Modeling the driving point characteristic of resistive interconnect for accurate delay estimation," Int. Conf. Computer Aided Design, 1989, pp. 512-515.
10. L.T. Pillage and R. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. CAD, 9, (April 1990), pp. 352-366.
11. J. Qian, S. Pullela, and L.T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Trans. CAD, 13, (Dec 1994), pp. 1526-1535.