Thermal-aware IR drop analysis in large power grid

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

Volumn , Issue , 2008, Pages 194-199

  Zhong, Yu ^a   Wong, Martin D F ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC DESIGNS; EQUIVALENT NETWORKS; HIGH-PERFORMANCE IC; INTERNATIONAL SYMPOSIUM; IR DROP ANALYSIS; IR DROPS; JOULE HEATING; LARGE POWER; LINEAR TEMPERATURE DEPENDENCE; LOCAL TEMPERATURES; LUMPED MODELING; MATHEMATICAL FORMULATIONS; NON-UNIFORM TEMPERATURE; POSITIVE FEEDBACK LOOP; POWER GRIDS; TEMPERATURE IMPACT; TEMPERATURE PROFILING; TEMPERATURE-DEPENDENT; THERMAL MODELLING;

CONTROL THEORY; DROPS; ELECTRIC POWER TRANSMISSION NETWORKS; ELECTRONICS ENGINEERING; ERROR ANALYSIS; FEEDBACK; FLUID MECHANICS; ITERATIVE METHODS; MATHEMATICAL MODELS; NUMERICAL ANALYSIS; TEMPERATURE CONTROL; THERMOGRAPHY (TEMPERATURE MEASUREMENT);

POWER GENERATION;

EID: 49749096087     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2008.4479725     Document Type: Conference Paper

References (16)

1. International Technology Roadmap for Semiconductors-ITRS. 2005.
2. A. H. Ajami, K. Banerjee, A. Mehrota, and M. Pedram. Analysis of IR drop scaling with implications for deep submicron P/G network designs. IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems, 21(2):159-168, Feb 2002.
3. A. H. Ajami, K. Banerjee, M. Pedram, and L. P. P. P. van Ginneken. Analysis of non-uniform temperature-dependent interconnect performance in high performance ICs. DAC, 2001.
4. K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu. On thermal effects in deep sub-micron VLSI interconnects. DAC 99, 1999.
5. A. A. Bilotti. Static temperature distribution in IC chips with isothermal heat sources. IEEE Trans. Electron Devices, ED-21:217, 1974.
6. Y. Cheng, C. Tsai, C. Teng, and S. Kang. Electrothermal analysis of VLSI system. Kluwer Academic Publishers, Boston/Dordrecht/London, 2000.
7. M. K. Gowan, L. L. Biro, and D. B. Jackson. Power considerations in the design of the alpha 21264 microprocessor. 35th Design Automation Conferece, San Francisco, 1998.
8. Y. M. Jiang and K. T. Cheng. Analysis of performance impact caused by power supply noise in deep submicron devices. 36th Design Automation Conferece, New Orleans, 1998.
9. J. Kozhaya, S. R. Nassif, and F. N. Najm. A multigrid-like technique for power grid analysis. IEEE Transactions on Computer-Aided Design, 21(10):1148-1160, 2002.
10. H. Qian, S. R. Nassif, and S. S. Sapatnekar. Random walks in a supply network. Annual ACM IEEE Design Automation Conference, pages 93 - 98, 2003.
11. S. Rzepka, K. Banerjee, E. Meusel, and C. Hu. Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation. IEEE Trans. on Components, Packing, and Manufacturing technology, 21(3), Sep 1998.
12. H. A. Schafft. Thermal analysis of electromigration test structures. IEEE Trans. Electron Devices, ED-34:664-672, 1987.
13. T. Wang and C. C. Chen. Thermal-ADI: a linear-time chip-level dynamic thermal simulation algorithm based on ADI method. ISPD'01, 2001.
14. Z. Yu, D. Yergeau, R. W. Dutton, S. Nakagawa, N. Chang, S. Lin, and W.Xie. Full chip thermal simulation. Proceeding of the 1st IEEE International Symposium on Quality Electronic Design, pages 145-149, 2000.
15. M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw. Hierarchical analysis of power distribution networks. IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems, 21(2):159-168, Feb 2002.
16. Y. Zhong and M. D. F. Wong. Fast algorithms for IR drop analysis in large power grid. ICCAD, 2005.