Creation and utilization of a virtual platform for embedded software optimization: An industrial case study

CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis

Volumn , Issue , 2006, Pages 235-240

  Hong, Sungpack ^a   Yoo, Sungjoo ^a   Lee, Sheayun ^a   Lee, Sangwoo ^a   Nam, Hye Jeong ^a   Yoo, Bum Seok ^a   Hwang, Jaehyung ^a   Song, Donghyun ^a   Kim, Janghwan ^a   Kim, Jeongeun ^a   Jin, Hoonsang ^a   Choi, Kyu Myung ^a   Kong, Jeong Taek ^a   Eo, Sookwan ^a  

^a SAMSUNG Electronics   (South Korea)

Author keywords

Embedded software optimization; Hybrid HDD (Hard Disk Drive); Virtual Platform (ViP)

Indexed keywords

CODE OPTIMIZATION; ELECTRONIC SYSTEM LEVEL (ESL); EMBEDDED SOFTWARE OPTIMIZATION; SYSTEM LEVEL DESIGN; VIRTUAL PLATFORM (VIP);

HARD DISK STORAGE; OPTIMIZATION; SOFTWARE ENGINEERING; VIRTUAL REALITY; WINDOWS OPERATING SYSTEM;

EMBEDDED SYSTEMS;

EID: 34547367469     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176254.1176311     Document Type: Conference Paper

References (29)

1. "System-Level IC Design Accelerates SoC Delivery", Nikkei Electronics ASIA, Feb. 2005.
2. SystemC White Paper, http://www.systemc.org
3. A. Haverinen, et al., "SystemC based SoC Communication Modeling for the OCP protocol", http://www.ocpip.org/, Oct. 2002.
4. ARM-ESL SocDesigner, http://www.arm.com
5. ConvergenSC, http://www.coware.com
6. Magillem, http://www.prosilo.com/products/magillem
7. Cocentric System Studio, http://www.synopsys.com/products/ cocentric_studio
8. J. A. Colgan, et al., Advancing Transaction Level Modeling (TLM): Linking the OSCI and OCP-IP Worlds at Transaction Level, http://www.opensystems- publishing.com/whitepapers
9. Real Time System Model, http://www.arm.com/products/DevTools/ RealTimeSystemModel1176.html
10. Platform development kits, http://www.virtio.com
11. CoFluent Studio, http://www.cofluentdesign.com
12. J. A. Rawson, "Hardware/Software Co-Simulation", Proc. Design Automation Conference, pp. 439-440, 1994.
13. R. Klein, "Miami: a hardware software co-simulation environment", Proc. International Workshop on Rapid System Prototyping, 1996.
14. A. Nohl, et al., "A universal technique for fast and flexible instruction-set architecture simulation", Proc. Design Automation Conference, 2002.
15. S. Yoo, et al., "Building Fast and Accurate SW Simulation Models based on SoC Hardware Abstraction Layer and Simulation Environment Abstraction Layer", Proc. Design Automation and Test in Europe, 2003.
16. L. Séméria, A. Ghosh, "Methodology for Hardware/Software Coverification in C/C++," Proc. Asia and South Pacific Design Automation Conference, pp. 405-408, Jan. 2000.
17. M. Bradley, K. Xie, "Hardware/Software Co-Verification with RTOS Application Code", http://www.techonline.com/community/tech_topic/21082
18. M. Hassan, et al., "RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC", Proc. DATE, March 2005.
19. R. Siegmund, D. Müller, "SystemCSV : An Extension of SystemC for Mixed Multi-Level Communication Modeling and Interface-Based System Design", Proc. DATE, 2001.
20. Microsoft, WinHEC 2005 Conference Tracks, http://www.microsoft.com
21. Samsung, OneNAND product information, http://www.samsung.com
22. Tenison, vtoc product information, http://www.tenison.com
23. H.Jang, et al., "High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 case study", Proc. DATE, March 2004.
24. S.Brini, et al., "A flexible virtual platform for computational and communication architecture exploration of DMT VDSL modems", Proc. DATE, March 2003.
25. G. Hadjiyiannis, et al., "A methodology for accurate performance evaluation in architecture exploration", Proc. DAC, June 1999
26. S. Pasricha, et al., "Using TLM for exploring bus-based SoC communication architectures", Proc. ASAP, July 2005
27. MMAV, http://www.denali.com/products_mmav.html
28. Carbon, http://www.carbondesigns.com
29. Virtual Platform Designer, http://www.coware.com