MeshWorks: An efficient framework for planning, synthesis and optimization of clock mesh networks

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 250-257

  Rajaram, Anand ^a,b   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER AREAS; CUSTOM DESIGNED; DESIGN AUTOMATION CONFERENCE; MAXIMUM FREQUENCY; MESH NETWORKS; SOUTH PACIFIC; SYNTHESIS TOOLS; WIRE LENGTHS; WORST CASE;

AUTOMATION; CLOCKS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING;

OPTIMIZATION;

EID: 49549119721     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4483951     Document Type: Conference Paper

References (20)

1. P. J. Restle et. al., "A clock distribution network for microprocessors," in IEEE JSSC, vol.36, no.5, pp. 792-799, May'01.
2. P. J. Restle, Personal Communication.
3. N. A. Kurd et. al., "A multigigahertz clocking scheme for the Pentium 4 microprocessor," in IEEE JSSC, vol.36, no.11, pp. 1647-1653, Nov.'01.
4. G. Northrop et. al., "A 600-MHz G5 S/390 Microprocessor," in ISSCC Tech. Dig., pp. 88-89, Feb'99.
5. R. Heald et. al., "Implementation of a 3rd-Generation SPARC V9 64b Microprocessor," in ISSCC Dig. Tech. Papers, pp. 412-413, Feb'00.
6. M. P. Desai, R. Cvijetic, and J. Jensen, "Sizing of clock distribution networks for high performance CPU chips," in Proc. of DAC-96, pp. 389-394.
7. G. Venkataraman, Z. Feng, J. Hu, P. Li, "Combinatorial Algorithms for Fast Clock Mesh Optimization," in Proc. of ICCAD-06, pp. 79-84.
8. S. Tam, Tutorials on Clock Distribution, in ICCAD-07.
9. E. G. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits," in Proceedings of the IEEE, vol.89, no.5, pp. 665-692, May 2001.
10. H. Chen, C. Yeh, G. Wilke, S. Reddy, H. Nguyen, W. Walker, and R. Murgai, "A Sliding Window Scheme for Accurate Clock Mesh Analysis," in Proc. of ICCAD-05, pp. 939-946.
11. S. M. Reddy, G. R. Wilkem and R. Murgai, "Analyzing Timing Uncertainty in Mesh-based Clock Architectures," in Proc. of DATE-06, pp. 1097-1102.
12. C. J. Alpert, R. G. Gandham, J. L. Neves, S. T. Quay, "Buffer library selection," in Proc. of ICCD-00, pp. 221-226
13. J. Leeds, and G. Ugron, "Simplified Multiple Parameter Sensitivity Calculation and Continuously Equivalent Networks," in IEEE TCAS, vol.14-2, pp. 188-191, June'67.
14. M. Shao, M . D. F. Wong, H. Cao, Y. Gao, L.P. Yuan, L.D. Huang, and S. Lee, "Explicit gate delay model for timing evaluation," in Proc. of ISPD-03, pp. 32-38.
15. http://www.synopsys.com/products/mixedsignal/hspice/hspice.html
16. A. Gattiker, S. Nassif, R. Dinakar, and C. Long, "Timing yield estimation from static timing analysis," in Proc. of ISQED-01, pp. 79-84.
17. M. Celik, L. Pileggi, A. Odabasioglu, IC Interconnect Analysis, Kluwer Academic Publishers.
18. http://www.eas.asu.edu/ptm
19. H. Chang, and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single pert-line traversal," in Proc. of ICCAD-03, pp. 621-625.
20. J. Lienig, and G. Jerke, "Electromigration-Aware Physical Design of Integrated Circuits," in Proc. of VLSID-05, pp. 77-82.