Gain-enhancement techniques for CMOS folded cascode LNAs at low-voltage operations

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 8, 2008, Pages 1807-1816

  Hsieh, Hsieh Hung ^a,b   Wang, Jih Hsin ^a,b   Lu, Liang Hung ^a,b  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Body transconductance; Folded cascode; Forward body bias; Gm boosting; Low power; Low voltage; Low noise amplifiers (LNAs)

Indexed keywords

AUDIO FREQUENCY AMPLIFIERS; CMOS INTEGRATED CIRCUITS; VOLTAGE DIVIDERS;

BODY TRANSCONDUCTANCE; ENHANCEMENT TECHNIQUES; FOLDED CASCODE; FORWARD BIAS; FORWARD BODY BIAS; GM BOOSTING; LNA CIRCUITS; LOW POWER; LOW VOLTAGE; LOW-NOISE AMPLIFIERS (LNAS); LOW-VOLTAGE OPERATIONS; MOSFETS; NEGATIVE IMPACTS; SUPPLY VOLTAGES;

LOW NOISE AMPLIFIERS;

EID: 49249107506     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.927304     Document Type: Article

References (14)

1. N. Stanic, P. Kinget, and Y. Tsividis, "A 0.5 V 900 MHz CMOS receiver front end," in IEEE VLSI Circuits Symp. Tech. Dig., Jun. 2006, pp. 228-229.
2. H.-H. Hsieh and L.-H. Lu, "A high-performance CMOS voltage-controlled oscillator for ultra-low-voltage operations," IEEE Trans. Microw. Theory Tech., vol. 55, no. 3, pp. 467-473, Mar. 2007.
3. H.-H. Hsieh and L.-H. Lu, "Design of ultra-low-voltage RF frontends with complementary current reused architectures," IEEE Trans. Microw. Theory Tech., vol. 55, no. 7, pp. 1445-1458, Jul. 2007.
4. T. K. K. Tsang and M. N. El-Gamal, "Gain and frequency controllable sub-1 V 5.8 GHz CMOS LNA," in IEEE Int. Circuits Syst Symp., May 2002, vol. 4, pp. IV-795-IV-798.
5. D. Linten et al., "Low-power 5 GHz LNA and VCO in 90 nm RF CMOS," in IEEE VLSI Circuits Symp. Tech. Dig., Jun. 2004, pp. 372-375.
6. T. Taris et al, "A 1-V 2 GHz VLSI CMOS low noise amplifier," in IEEE Radio Freq. Integr. Circuits Symp., Jun. 2003, pp. 123-126.
7. K. Ohsato and T. Yoshimasu, "Internally matched, ultralow DC power consumption CMOS amplifier for L-band personal communications," IEEE Microw. Wireless Compon. Lett., vol. 14, no. 5, pp. 204-206, May 2004.
8. D. Wu et al., "A 0.4-V low noise amplifier using forward body bias technology for 5 GHz application," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 7, pp. 543-545, Jul. 2007.
9. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
10. G. Gonzalez, Microwave Transistor Amplifiers: Analysis and Design, 2nd ed. Upper Saddle River: Prentice-Hall, 1997.
11. B. Razavi, RF Microelectronics. Upper Saddle River, NJ: Prentice-Hall, 1998.
12. T.-K. Nguyen et al., "CMOS low-noise amplifier design optimization techniques," IEEE Trans. Microw. Theory Tech., vol. 52, no. 5, pp. 1433-1442, May 2004.
13. J. Lu and F. Huang, "Comments on 'CMOS low-noise amplifier design optimization techniques', "IEEE Trans. Microw. Theory Tech., vol. 54, no. 7, p. 3155, Jul. 2006.
14. X. Li, S. Shekhar, and D. J. Allstot, "Gm-boosted common-gate LNA and differential Colpitts VCO/QVCO in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2609-2619, Dec. 2005.