A 1-V 1.25-GS/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 7, 2008, Pages 668-672

  Yu, Hairong ^a   Chang, Mau Chung Frank ^a  

^a Engineering IV   (United States)

Author keywords

Calibration; Flash analog to digital converter (ADC); Offset correction; Ssource follower; Unity gain buffer

Indexed keywords

BUFFER AMPLIFIERS; CALIBRATION; CMOS INTEGRATED CIRCUITS; FREQUENCY CONVERTERS;

CALIBRATION SCHEMES; FLASH ANALOG-TO-DIGITAL CONVERTERS; LOW-POWER DISSIPATION; OFFSET CORRECTIONS; PROTOTYPE CONVERTER; SSOURCE FOLLOWER; TRACK-AND-HOLD AMPLIFIERS; UNITY-GAIN BUFFER;

ANALOG TO DIGITAL CONVERSION;

EID: 48849096425     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.921596     Document Type: Article

References (5)

1. R. C. Taft, C. A. Menkus, M. R. Tursi, O. Hidri, and V. Pons, "A 1.8 V 1.6-G sample/s 8-b self-calibrating folding ADC with 7.26 ENOB at nyquist frequency," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2107-2115, Dec. 2004.
2. X. Jiang and M.-C. F. Chang, "A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 532-535, Feb. 2005.
3. C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kuttner, "A 6-bit 1.2 GS/s low-power flash-ADC in 0.13 mm digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1499-1505, 2005.
4. V. Srinivas, S. Pavan, A. Lachhwani, and N. Sasidhar, "A distortion compensating flash analog-to-digital conversion technique," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 1959-1969, Sep. 2006.
5. S. Park, Y. Palaskas, A. Ravi, R. E. Bishop, and M. P. Flynn, "A 3.5 GS/s 5-b flash ADC in 90-nm CMOS," in Proc. Conf. 2006, IEEE Custom Integr. Circuits, Sep. 2006, pp. 489-492.