A 2.5 Gb/s run-length-tolerant burst-mode CDR based on a 1/8th-rate dual pulse ring oscillator

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 8, 2008, Pages 1763-1771

  Gierkink, Sander L J ^a  

^a Conexant Systems Inc ^*  (United States)

Author keywords

Clock and data recovery (CDR); Phase locked loop (PLL); Voltage controlled oscillator (VCO)

Indexed keywords

CLOCKS; DATA ACQUISITION;

BURST MODES; BURST-MODE CLOCK; CLOCK AND DATA RECOVERY (CDR); CLOCK PULSES; DATA STREAMING; FREQUENCY MISMATCH; LARGE DATA; PHASE LOCKING; PHASE-INDEPENDENT; PHASE-LOCKED LOOP (PLL); RING OSCILLATORS; RUN-LENGTH; SYNCHRONOUS SYSTEMS; VOLTAGE-CONTROLLED OSCILLATOR (VCO);

TIMING CIRCUITS;

EID: 48849093545     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.926736     Document Type: Conference Paper

References (9)

1. M. Banu and A. Dunlop, "A 660 Mb/s CMOS clock recovery circuit with instantaneous locking for NRZ data and burst-mode transmission," in IEEE ISSCC Dig. Tech. Papers, 1993, pp. 102-103.
2. M. Nogawa et al., "A 10 Gb/s burst-mode CDR IC in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 228-229.
3. S. L. J. Gierkink, "A 2.5Gb/s burst-mode CDR based on a 1/8th rate dual pulse ring oscillator," in Proc. IEEE CICC, Sep. 2007, pp. 357-360.
4. S. L. J. Gierkink and A. J. M. van Tuijl, "A coupled sawtooth oscillator combining low jitter with high control linearity," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 702-710, Jun. 2002.
5. M. P. Flynn and S. U. Lidholm, "A 1.2-μm CMOS current-controlled oscillator," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 982-987, Jul. 1992.
6. S. Pellerano, "Fully-integrated frequency synthesizers for multi-standard WLAN applications," Ph.D. dissertation, Politecnico di Milano, Milan, Italy, 2004.
7. S. Ye, L. Jansson, and I. Galton, "A multiple-crystal interface PLL with VCO realignment to reduce phase noise," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1795-1803, Dec. 2002.
8. R. Farjad-Rad et al., "A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1804-1812, Dec. 2002.
9. S. L. J. Gierkink, "An 800 MHz -122 dBc/Hz @ 200 kHz clock multiplier based on a combination of PLL and recirculating DLL," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 454-455.