A multiple-crystal interface PLL with VCO realignment to reduce phase noise

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 12, 2002, Pages 1795-1803

  Ye, Sheng ^a,b   Jansson, Lars ^b   Galton, Ian ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Silicon Wave   (United States)

Author keywords

Delay locked loop (DLL); Phase noise; Phase locked loops (PLLs); Voltage controlled oscillators (VCOs)

Indexed keywords

BANDWIDTH; FREQUENCIES; LOCAL AREA NETWORKS; VARIABLE FREQUENCY OSCILLATORS;

DELAY LOCKED LOOPS (DLL);

PHASE LOCKED LOOPS;

EID: 0036908386     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.804339     Document Type: Conference Paper

References (12)

1. "Silicon wave SiW1502 bluetooth radio modem IC data sheet,", November 3, 2000.
2. M.H. Perrot, T.L. Tewksbury, III, and C.G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 43, pp. 202-203, Feb. 2001.
3. S. Willingham, M. Perrot, B. Setterberg, A. Grzegorek, and B. MCFarland, "An integrated 2.5GHz ΣΔ frequency synthesizer with 5μs settling and 2Mb/s closed loop modulation," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 200-201.
4. F. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, no. 11, pp. 849-858, Nov. 1980.
5. N. Siripon, et al., "Injection-locked balanced oscillator-doubler," Electron. Lett., vol. 37, pp. 958-959, Jul. 2001.
6. F. Badets, et al., "A fully integrated 3V 2.3GHz synchronous oscillator for WLAN applications," in IEEE Proc. 1999 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1999, pp. 145-148.
7. A. Hajimiri and T.H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
8. G. Chien and P.R. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," in ISSCC Dig. Tech. Patters, Feb. 2000, pp. 202-203.
9. A. Waizman, "A delay line loop for frequency synthesis of de-skewed clock," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 298-299.
10. J.G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
11. R. Farjad-Rad, et al., "A 0.2-2GHz 12mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 76-77.
12. J. Lee, et al., "Charge pump with perfect current matching characteristics in phase-locked loops," Electron. Lett., vol. 36, pp. 1907-1908, Nov. 2000.