Virtualization on the Tartan reconfigurable architecture

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 323-330

  Mishra, Mahim ^a   Goldstein, Seth C ^a  

^a Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); ENERGY EFFICIENCY; FABRICS;

CONFIGURATION DELAYS; HARDWARE RESOURCES; LARGE PROGRAMS; PREFETCHING; PROPOSED ARCHITECTURES; RECONFIGURABLE ARCHITECTURES; RESOLUTION METHODS; VIRTUALIZATION;

APPLICATIONS;

EID: 48149099251     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380667     Document Type: Conference Paper

References (16)

1. M. Budiu, G. Venkataramani, T. Chelcea, and S. C. Goldstein, "Spatial computation," in International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, October 2004, pp. 14-26.
2. T. J. Callahan and J. Wawrzynek, "Instruction-level parallelism for reconfigurable computing," in International Conference on Field Programmable Logic and Applications (FPL). London, UK: Springer-Verlag, 1998, pp. 248-257.
3. M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh, "PRISM-II compiler and architecture," in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa Valley, CA, Apr 1993, pp. 9-16.
4. R. Razdan and M. D. Smith, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," in IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE/ACM, Nov. 1994, pp. 172-80.
5. M. B. Gokhale, J. M. Stone, and E. Gomersall, "Co-synthesis to a hybrid RISC/FPGA architecture," J. VLSI Signal Process. Syst., vol. 24, no. 2-3, pp. 165-180, 2000.
6. A. Z. Ye, A. Moshovos, S. Hauck, and P. Banerjee, "CHI-MAERA: A high-performance architecture with a tightlycoupled reconfigurable unit," in International Symposium on Computer Architecture (ISCA), ser. ACM Computer Architecture News. ACM Press, 2000.
7. M. Mishra, T. J. Callahan, T. Chelcea, G. Venkataramani, M. Budiu, and S. C. Goldstein, "Tartan: Evaluating spatial computation for whole program execution," in 12th ACM International Conference on Architecture Support for Programming Languages and Operating Systems, San Jose, CA, USA, October 2006, pp. 163-174.
8. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, "PipeRench: a coprocessor for streaming multimedia acceleration," in International Symposium on Computer Architecture (ISCA), Atlanta, GA, May 1999, pp. 28-39.
9. G. Venkataramani, T. Chelcea, and S. C. Goldstein, "HLS support for unconstrained memory accesses," in International Workshop on Logic Syntheis, June 2005.
10. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Media-Bench: a tool for evaluating and synthesizing multimedia and communications systems," in IEEE/ACM International Symposium on Microarchitecture (MICRO), 1997, pp. 330-335.
11. SPEC INT 95 Benchmark Suite, Standard Performance Evaluation Corp., 1995.
12. C. Plessl and M. Platzner, "Virtualization of hardware - introduction and survey," in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'04), June 2004, pp. 63-69.
13. H. Singh, L. G. Lu, L. M.-H. Lee, E. Filho, R. Maestre, F. Kurdahi, and N. Bagherzadeh, "Morphosys: Case study of a reconfigurable computing system targeting multimedia applications," in Proceedings of the Design Automation Conference, 2000, 2000, pp. 573-578.
14. E. Caspi, M. Chu, R. Huang, J. Yeh, J. Wawrzynek, and A. DeHon, "Stream computations organized for reconfigurable execution (SCORE)," in Proceedings of the 10th International Workshop on Field-Programmable Logic and Applications (FPL'00). Springer-Verlag, 2000, pp. 605-614.
15. C. Steiger, H. Walder, M. Platzner, and L. Thiele, "Online scheduling and placement of real-time tasks to partially reconfigurable devices," in Proceedings of the 24th Real-Time Systems Symposium (RTSS'03), Dec. 2003, pp. 224-235.
16. Z. Li and S. Hauck, "Config. prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation," in Proceedings of the Int'l Symposium on Field-Programmable Gate Arrays (FPGA), 2002, pp. 187-195.