Virtualization of hardware - Introduction and survey

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04

Volumn , Issue , 2004, Pages 63-69

  Plessl, Christian ^a   Platzner, Marco ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

FPGA; Hardware virtualization; Partitioning

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; GRAPH THEORY; MATHEMATICAL MODELS; PROJECT MANAGEMENT; SURVEYS; VIRTUAL REALITY;

HARDWARE VISUALIZATION; PARTITIONING; TEMPORAL PARTITIONING; VIRTUAL HARDWARE;

COMPUTER HARDWARE;

EID: 12744262172     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (39)

1. M. Butts, "Tutorial: FPGAs in logic emulation," in Proc. IEEE/ACM Int. Conf. on Computer Aided Design (ICCAD). ACM, Nov. 1993.
2. E. Tau, D. Chen, I. Eslick, J. Brown, and A. DeHon, "A first generation DPGA implementation," in Canadian Workshop on Field-Programmable Devices (FPD), 1995, pp. 138-143.
3. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1997, pp. 22-28.
4. S. Trimberger, "Scheduling designs into a time-multiplexed FPGA," in Proc. 6th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA). ACM, 1998, pp. 153-159.
5. A. DeHon, "DPGA utilization and application," in Proc. 4th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 1996, pp. 115-121.
6. D. Chang and M. Marek-Sadowska, "Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs," in Proc. 5th ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA). ACM, 1997, pp. 142-148.
7. D. Chang and M. Marek-Sadowska, "Partitioning sequential circuits on dynamically reconfigurable FPGAs," IEEE Trans. on Computers, vol. 48, no. 6, pp. 565-578, June 1999.
8. W.-K. Mak and E. F. Young, "Temporal logic replication for dynamically reconfigurable FPGA partitioning," in Proc. ACM Int. Symp. on Physical Design (ISPD). ACM, Apr. 2002, pp. 190-195.
9. H. Liu and D. Wong, "Network flow based circuit partitioning for time-multiplexed FPGAs," in Proc. IEEE/ACM Int. Conf. on Computer Aided Design (ICCAD). ACM, Nov. 1998, pp. 497-504.
10. G.-M. Wu, J.-M. Lin, and Y.-W. Chang, "Generic ILP-based approaches for time-multiplexed FPGA partitioning," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 10, pp. 1266-1274, Oct. 2001.
11. K. M. G. Puma and D. Bhatia, "Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers," IEEE Trans. on Computers, vol. 48, no. 6, pp. 579-590, June 1999.
12. K. Puma and D. Bhatia, "Temporal Partitioning and Scheduling for Reconfigurable Computing," in Proc. 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM). IEEE Computer Society, 1998, pp. 329-330.
13. S. Govindarajan, I. Ouaiss, M. Kaul, V. Srinivasan, and R. Vemuri, "An Effective Design System for Dynamically Reconfigurable Architectures," in Proc. 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM). IEEE Computer Society, 1998, pp. 312-313.
14. M. Kaul and R. Vemuri, "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures," in Proc. Design, Automation and Test in Europe Conf. (DATE). IEEE Computer Society, 1998, pp. 389-396.
15. V. Srinivasan and R. Vemuri, "Task-level Partitioning and RTL Design Space Exploration for Multi-FPGA Architectures," in Proc. 7th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM). IEEE Computer Society, 1999, pp. 272-273.
16. V. Srinivasan, S. Govindarajan, and R. Vemuri, "Fine-Grained and Coarse-Grained Behavioral Partitioning With Effective Utilization of Memory and Design Space Exploration for Multi-FPGA Architectures," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 1, pp. 140-158, Feb. 2001.
17. S. Fekete, E. Köhler, and J. Teich, "Optimal FPGA Module Placement with Temporal Precedence Constraints," in Proc. Design, Automation and Test in Europe Conf. (DATE). IEEE Computer Society, 2001, pp. 658-665.
18. J. Teich, S. Fekete, and J. Schepers, "Optimization of Dynamic Hardware Reconfigurations," Journal of Supercomputing, vol. 19, no. 1, pp. 57-75, May 2001.
19. K. Chatka and R. Vemuri, "Hardware-Software Codesign for Dynamically Reconfigurable Architectures," in Field-Programmable Logic and Applications (Proc. FPL). Springer, 1999, pp. 175-184.
20. T. J. Callahan, J. R. Hauser, and J. Wawrzynek, "The Garp architecture and C compiler," IEEE Computer, vol. 33, no. 4, pp. 62-69, Apr. 2000.
21. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS processor with a reconfigurable coprocessor," in Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM), 1997, pp. 12-21.
22. J. M. Cardoso and M. Weinhardt, "XPP-VC: a c compiler with temporal partitioning for the PACT-XPP architecture," in Field-Programmable Logic and Applications (Proc. FPL), ser. LNCS, vol. 2438. LNCS 2438, Springer Verlag, 2002, pp. 864-874.
23. M. Weinhardt and W. Luk, "Pipeline vectorization," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 234-248, Feb. 2001.
24. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, "PipeRench: A reconfigurable architecture and compiler," IEEE Computer, vol. 33, no. 4, pp. 70-77, Apr. 2000.
25. H. Schmit, D. Whelihan, M. Moe, B. Levine, and R. R. Taylor, "PipeRech: A virtualized programmable datapath in 0.18 micron technology," in Proc. 24th IEEE Custom Integrated Circuits Conf. (CICC), 2002, pp. 63-66.
26. E. Caspi, M. Chu, R. Huang, J. Yeh, J. Wawrzynek, and A. DeHon, "Stream computations organized for reconfigurable execution (SCORE)," in Field-Programmable Logic and Applications (Proc. FPL). LNCS 1896, Springer-Verlag, 2000, pp. 605-614.
27. Xiaoping Ling and H. Amano, "WASMII: An MPLD with data-driven control on a virtual hardware," The Journal of Supercomputing, vol. 9, no. 3, pp. 253-276, 1995.
28. 2-II," in Proc. 2nd Parallel Architectures and Languages, Europe, ser. LNCS 365. Springer, June 1989, pp. 118-135.
29. G. Brebner, "A Virtual Hardware Operating System for the Xilinx XC6200," in Proc. 6th Int'l Workshop on Field-Programmable Logic and Applications (FPL), 1996, pp. 327-336.
30. G. Wigley and D. Kearney, "The Development of an Operating System for Reconfigurable Computing," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). IEEE CS Press, April 2001.
31. H. Simmler, L. Levinson, and R. Männer, "Multitasking on FPGA Coprocessors," in Proceedings of the 10th International Workshop on Field Programmable Gate Arrays (FPL). Springer, 2000, pp. 121-130.
32. G. Brebner and O. Diessel, "Chip-Based Reconfigurable Task Management," in Proceedings of the 11th International Workshop on Field Programmable Gate Arrays (FPL). Springer, 2001, pp. 182-191.
33. H. Walder and M. Platzner, "Online Scheduling for Block-partitioned Reconfigurable Devices," in Proceedings of the International Conference on Design, Automation and Test in Europe (DATE). IEEE Computer Society, March 2003, pp. 290-295.
34. C. Steiger, H. Walder, M. Platzner, and L. Thiele, "Online Scheduling and Placement of Real-time Tasks to Partially Reconfigurable Devices," in Proceedings of the 24th International Real-Time Systems Symposium (RTSS). IEEE Computer Society, December 2003, pp. 224-235.
35. "TMEC Interuniversity Micro Electronic Center, T-ReCS Gecko: Hardware / Softwar e multitasking on a reconfigurable platform, http: / /www.imec.be."
36. H. Walder and M. Platzner, "Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations," in Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA). CSREA Press, June 2003, pp. 284-287.
37. Y. Ha, P. Schaurnont, M. Engels, S. Vernalde, F. Potargent, L. Rijnders, and H. D. Man, "A hardware virtual machine for the networked reconfiguration," in IEEE International Workshop on Rapid System Prototyping, 2000, pp. 194-199.
38. G. Brebner, "Circlets: Circuits as Applets," in Proc. 6th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM). IEEE Computer Society, 1998, pp. 300-301.
39. Y. Ha, S. Vernalde, P. Schaumont, M. Engels, R. Lauwereins, and H. De Man, "Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects," Journal of Supercomputing, vol. 21, no. 2, pp. 131-144, February 2002.