Frequency dividers implementing custom cells with resistor tail bias

Conference Proceedings of the International Symposium on Signals, Systems and Electronics

Volumn , Issue , 2007, Pages 493-496

  Milicevic, Sinisa ^a   MacEachern, Leonard ^a  

^a CARLETON UNIVERSITY   (Canada)

Author keywords

CML; CMOS; Frequency divider; PLL; Resistor tail bias

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL SIGNAL PROCESSING; RESISTORS;

CMOS TECHNOLOGIES; CUSTOM CELLS; FREQUENCY DIVIDER (FD); FREQUENCY OF OPERATION; INTERNATIONAL SYMPOSIUM; TAIL CURRENT SOURCE;

FREQUENCY DIVIDING CIRCUITS;

EID: 47349120509     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSSE.2007.4294521     Document Type: Conference Paper

References (10)

1. P. Heydari, R. Mohavavelu, "Design of Ultra High-Speed CMOS CML buffers and Latches," Proceedings of the 2003 International Symposium on Circuits and Systems, Vol. 2, May 2003.
2. A. Tanabe, et al, "0.18μCMOS 10-Gb/s Multiplexer/Demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation," IEEE Journal of Solid State Circuits, Vol. 36, No. 6, June 2001.
3. M. Mizuno, et al, "A GHz MOS adaptive pipeline technique using MOS current-mode logic," IEEE Journal of Solid State Circuits, Vol. 31, No: 6, June 1996.
4. S. Cicero, et al, "A Family of Low Power Truly Modular Programmable Dividers in Standard 0.35μm CMOS Technology," IEEE Journal of Solid State Circuits, Vol. 35, No: 7, July 2000.
5. N. H. Sheng et al., "A high-speed multimodulus HBT prescaler for frequency synthesizer applications," IEEE Journal of Solid State Circuits, vol. 26, pp. 1362-1367, October 1991.
6. C. S. Vaucher and Z. Wang, "A low-power truly modular 1.8 GHz programmable divider in standard CMOS technology," in Proc. 25th Eur. Solid-State Circuits Conference, pp. 406-409, September 1999.
7. C. Kromer et al, "A 40GHz Static Frequency Divider With Quadrature Outputs in 80nm CMOS," IEEE Microwave and Wireless Components Letters,, Vol. 16, No 10, pp. 564-566, October 2006.
8. U. Singh and M. M. Green, "High-frequency CML clock dividers in 0.13 μm CMOS operating up to 38 GHz" IEEE Journal of Solid State Circuits, Vol. 40, No. 8, pp. 1658-1661, August 2005.
9. S. Cheng et all, "A Fully Differential Low-Power Divide-by-8 Injection-Locked Frequency Divider Up to 18 GHz", IEEE Journal of Solid State Circuits, Vol. 42, No. 3, pp. 583-591, March 2007.
10. M. Ali and E. Hegazi, "A Multigigahertz Multimodulus Frequency Divider in 90-nm CMOS", IEEE Transactions on Circuits and SystemsII: Express Briefs, Vol. 53, No. 12, pp. 1333-1337, December 2006.