Automatic abstraction in symbolic trajectory evaluation

Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007

Volumn , Issue , 2007, Pages 127-135

  Adams, Sara ^a   Björk, Magnus ^a   Melham, Tom ^a   Seger, Carl Johan ^b  

^a UNIVERSITY OF OXFORD   (United Kingdom)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; FORMAL METHODS; MODEL CHECKING; TRAJECTORIES;

BOOLEAN FORMULAS; DATA ABSTRACTIONS; FLEXIBLE WAY; LATTICE (CO); MODEL CHECKING (MC); MODEL SPECIFICATIONS; MODEL-CHECKING TECHNOLOGY; STATE SETS; SYMBOLIC SIMULATION; SYMBOLIC TRAJECTORY EVALUATION (STE);

ABSTRACTING;

EID: 47349103524     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FAMCAD.2007.27     Document Type: Conference Paper

References (16)

1. C.-J. H. Seger and R. E. Bryant, "Formal Verification by Symbolic Evaluation of Partially-Ordered Trajectories," Formal Methods in System Design, vol. 6, no. 2, pp. 147-189, Mar. 1995.
2. M. Pandey, R. Raimi, R. E. Bryant, and M. S. Abadir, "Formal Verification of Content Addressable Memories using Symbolic Trajectory Evaluation," in Design Automation Conference. ACM Press, Jun. 1997, pp. 167-172.
3. C-J. H. Seger, R. B. Jones, J. W. O'Leary, T. Melham, M. D. Aagaard, C. Barrett, and D. Syme, "An Industrially Effective Environment for Formal Hardware Verification," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 9, pp. 1381-1405, Sept. 2005.
4. T. Schubert, "High Level Formal Verification of Next-Generation Microprocessors," in DAC "03: Proceedings of the 40th conference on design automation. ACM Press, 2003, pp. 1-6.
5. R. E. Bryant, "A Methodology for Hardware Verification Based on Logic Simulation," Journal of the ACM, vol. 38, no. 2, pp. 299-328, Apr. 1991.
6. C-T. Chou, "The Mathematical Foundation of Symbolic Trajectory Evaluation," in Computer Aided Verification, ser. LNCS, vol. 1633. Springer-Verlag, 1999, pp. 196-207.
7. T. F Melham and R. B. Jones, "Abstraction by Symbolic Indexing Transformations," in Formal Methods in Computer-Aided Design: FMCAD 2002, ser. LNCS, vol. 2517. Springer-Verlag, 2002, pp. 1-18.
8. R. B. Jones, J. W. O'Leary, C-J. H. Seger, M. D. Aagaard, and T. E Melham, "Practical Formal Verification in Microprocessor Design," IEEE Design & Test of Computers, vol. 18, no. 4, pp. 16-25, Jul./Aug. 2001.
9. P. Chauhan, E. M. Clarke, S. Jha, J. H. Kukula, T. R. Shiple, H. Veith, and D. Wang, "Non-linear Quantification Scheduling in Image Computation," in ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design. IEEE Press, 2001, pp. 293-298.
10. R. P. Kurshan, Computer Aided Verification of Coordinating Processes. Princeton University Press, 1994.
11. E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith, " Counterexample-Guided Abstraction Refinement for Symbolic Model Checking," J. ACM, vol. 50, no. 5, pp. 752-794, 2003.
12. S. Graf and H. Saidi, "Construction of Abstract State Graphs with PVS," in CAV'97, ser. LNCS, vol. 1254. Springer-Verlag, 1997, pp. 72-83.
13. R. Tzoref and O. Grumberg, "Automatic refinement and vacuity detection for symbolic trajectory evaluation," in Computer Aided Verification, 18th International Conference: CAV 2006, ser. LNCS, vol. 4144. Springer-Verlag, 2006, pp. 190-204.
14. J.-W. Roorda and K. Claessen, "SAT-based Assistance in Abstraction Refinement for Symbolic Trajectory Evaluation," in Computer Aided Verification, 18th International Conference: CAV 2006, ser. LNCS, vol. 4144. Springer-Verlag, 2006, pp. 175-189.
15. J. P. Roth, "Diagnosis of Automata Failures: A Calculus and a Method," IBM Journal of Research and Development, vol. 10, pp. 278-291, Jul. 1966.
16. J. Yang and C-J. H. Seger, "Introduction to Generalized Symbolic Trajectory Evaluation," IEEE Trans. Very Large Scale Integr. Syst., vol. 11, no. 3, pp. 345-353, 2003.